- 01 2月, 2019 1 次提交
-
-
由 Horatiu Vultur 提交于
Move file ocelot_switch to mscc_eswitch to prepare to add new net drivers for other MSCC SoCs. Signed-off-by: NHoratiu Vultur <horatiu.vultur@microchip.com>
-
- 31 1月, 2019 1 次提交
-
-
由 Neil Armstrong 提交于
Add entry for Amlogic SoC maintained files and the freshly created mailing-list. Signed-off-by: NNeil Armstrong <narmstrong@baylibre.com>
-
- 29 1月, 2019 1 次提交
-
-
由 Fabio Estevam 提交于
I prefer to use my personal email address for U-Boot related work. Signed-off-by: NFabio Estevam <festevam@gmail.com>
-
- 26 1月, 2019 1 次提交
-
-
由 Patrick Delaunay 提交于
Handle correctly directory arch/arm/mach-stm32mp/ : Add a trailing slash to include all files and subdirectory files. Signed-off-by: NPatrick Delaunay <patrick.delaunay@st.com>
-
- 24 1月, 2019 2 次提交
-
-
由 Michal Simek 提交于
Similar changes was done for Zynq in past and this patch just follow this pattern to separate cpu code from SoC code. Move arch/arm/cpu/armv8/zynqmp/* -> arch/arm/mach-zynqmp/* And also fix references to these files. Based on "ARM: zynq: move SoC sources to mach-zynq" (sha1: 0107f240) Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
由 Gregory CLEMENT 提交于
This patch adds support for the Microsemi Ethernet switch present on Ocelot SoCs. Signed-off-by: NGregory CLEMENT <gregory.clement@bootlin.com> Reviewed-by: NDaniel Schwierzeck <daniel.schwierzeck@gmail.com>
-
- 21 1月, 2019 1 次提交
-
-
由 Marek Behún 提交于
Add myself as the maintainer of CZ.NIC's Turris Omnia and Turris Mox projects. Signed-off-by: NMarek Behún <marek.behun@nic.cz> Reviewed-by: NStefan Roese <sr@denx.de> Signed-off-by: NStefan Roese <sr@denx.de>
-
- 16 1月, 2019 5 次提交
-
-
由 Horatiu Vultur 提交于
Add device tree based on evaluation board pcb112. Signed-off-by: NHoratiu Vultur <horatiu.vultur@microchip.com>
-
由 Horatiu Vultur 提交于
Add device tree based on evaluation board pcb110. Signed-off-by: NHoratiu Vultur <horatiu.vultur@microchip.com>
-
由 Horatiu Vultur 提交于
The Jaguar2 SOC family has 63 gpio pins therefore I extended mscc-common to support new numbe of pins and remove any platform dependency from mscc-common. Signed-off-by: NHoratiu Vultur <horatiu.vultur@microchip.com>
-
由 Lars Povlsen 提交于
This patch add a new SPI driver for MSCC SOCs that does not sport the designware SPI hardware controller. Performance gain: 7.664 seconds vs. 17.633 for 1 Mbyte write. Signed-off-by: NLars Povlsen <lars.povlsen@microchip.com> Reviewed-by: NDaniel Schwierzeck <daniel.schwierzeck@gmail.com>
-
由 Lars Povlsen 提交于
This add support for the the MSCC serial GPIO driver in MSCC VCoreIII-based SOCs. By using a serial interface, the SIO controller significantly extends the number of available GPIOs with a minimum number of additional pins on the device. The primary purpose of the SIO controller is to connect control signals from SFP modules and to act as an LED controller. This adds the base driver. Signed-off-by: NLars Povlsen <lars.povlsen@microchip.com>
-
- 15 1月, 2019 1 次提交
-
-
由 Weijie Gao 提交于
This patch adds new file entries for MediaTek SoCs Signed-off-by: NWeijie Gao <weijie.gao@mediatek.com>
-
- 10 1月, 2019 1 次提交
-
-
由 Peng Fan 提交于
Update NXP i.MX mail list address Signed-off-by: NPeng Fan <peng.fan@nxp.com> Reviewed-by: NBin Meng <bmeng.cn@gmail.com>
-
- 19 12月, 2018 4 次提交
-
-
由 Paul Burton 提交于
Add initial support for the Ingenic JZ47xx MIPS SoC. Cc: Daniel Schwierzeck <daniel.schwierzeck@gmail.com> Signed-off-by: NPaul Burton <paul.burton@imgtec.com> Signed-off-by: NMarek Vasut <marek.vasut@gmail.com> Signed-off-by: NEzequiel Garcia <ezequiel@collabora.com> Reviewed-by: NMarek Vasut <marex@denx.de>
-
由 Gregory CLEMENT 提交于
Adding the support for the Luton boards PCB91 which share common code with the Ocelots boards, including board code, device tree and configuration. Signed-off-by: NGregory CLEMENT <gregory.clement@bootlin.com>
-
由 Gregory CLEMENT 提交于
Adding the support for 2 boards sharing common code for Ocelot chip: PCB120 and PCB123 Signed-off-by: NGregory CLEMENT <gregory.clement@bootlin.com>
-
由 Gregory CLEMENT 提交于
This family of SoCs are found in the Microsemi Switches solution and have already a support in the linux kernel. Signed-off-by: NGregory CLEMENT <gregory.clement@bootlin.com>
-
- 16 12月, 2018 1 次提交
-
-
由 Otavio Salvador 提交于
The motivation for this is to allow distributions to distribute all possible tools in a generic way, avoiding the need of specific tools building for each machine. Especially on OpenEmbedded / Yocto Project ecosystem, it is very common each BSP to end providing their specific tools when they need to generate images for some SoC (e.g MX23 / MX28 in meta-freescale case). Using this, we can package the tools doing: $: make tools-only_defconfig $: make tools-only Signed-off-by: NOtavio Salvador <otavio@ossystems.com.br> [trini: Add MAINTAINERS entry for myself, add to .travis.yml, make U-Boot itself buildable to not trip up other frameworks] Signed-off-by: NTom Rini <trini@konsulko.com>
-
- 05 12月, 2018 1 次提交
-
-
由 Simon Glass 提交于
Add an entry for my maintainership of this tool. Signed-off-by: NSimon Glass <sjg@chromium.org>
-
- 03 12月, 2018 1 次提交
-
-
由 Heinrich Schuchardt 提交于
Alex suggested to add me as a reviewer for the EFI subsystem. The patch also adds a description for R: entries. Signed-off-by: NHeinrich Schuchardt <xypron.glpk@gmx.de> Signed-off-by: NAlexander Graf <agraf@suse.de>
-
- 29 11月, 2018 1 次提交
-
-
由 Ryder Lee 提交于
This patch adds an entry for MediaTek. Signed-off-by: NRyder Lee <ryder.lee@mediatek.com> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
- 09 11月, 2018 1 次提交
-
-
由 Patrick Delaunay 提交于
Add mailing list for stm32mp architecture and board. Signed-off-by: NPatrick Delaunay <patrick.delaunay@st.com>
-
- 06 11月, 2018 1 次提交
-
-
由 Peng Fan 提交于
Add NXP linux team upstream maillist as reviewer Signed-off-by: NPeng Fan <peng.fan@nxp.com>
-
- 16 10月, 2018 1 次提交
-
-
由 Michal Simek 提交于
Xilinx is introducing Versal, an adaptive compute acceleration platform (ACAP), built on 7nm FinFET process technology. Versal ACAPs combine Scalar Processing Engines, Adaptable Hardware Engines, and Intelligent Engines with leading-edge memory and interfacing technologies to deliver powerful heterogeneous acceleration for any application. The Versal AI Core series has five devices, offering 128 to 400 AI Engines. The series includes dual-core Arm Cortex™-A72 application processors, dual-core Arm Cortex-R5 real-time processors, 256KB of on-chip memory with ECC, more than 1,900 DSP engines optimized for high-precision floating point with low latency. The patch is adding necessary infrastructure in place without enabling platform which is done in separate patch. Signed-off-by: NMichal Simek <michal.simek@xilinx.com>
-
- 12 10月, 2018 1 次提交
-
-
由 Heiko Schocher 提交于
accidentially while fixing merge errors for patch: https://lists.denx.de/pipermail/u-boot/2018-September/342278.html missed to add files: MAINTAINERS drivers/i2c/Kconfig drivers/i2c/Makefile add them with this patch. Signed-off-by: NHeiko Schocher <hs@denx.de> Acked-by: NLiviu Dudau <liviu.dudau@foss.arm.com>
-
- 07 10月, 2018 2 次提交
-
-
由 Jens Wiklander 提交于
Adds configuration option OPTEE_TA_AVB and a header file describing the interface to the Android Verified Boot 2.0 (AVB) trusted application provided by OP-TEE. Tested-by: NIgor Opaniuk <igor.opaniuk@linaro.org> Reviewed-by: NIgor Opaniuk <igor.opaniuk@linaro.org> Signed-off-by: NJens Wiklander <jens.wiklander@linaro.org> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
由 Jens Wiklander 提交于
Adds a uclass to interface with a TEE (Trusted Execution Environment). A TEE driver is a driver that interfaces with a trusted OS running in some secure environment, for example, TrustZone on ARM cpus, or a separate secure co-processor etc. The TEE subsystem can serve a TEE driver for a Global Platform compliant TEE, but it's not limited to only Global Platform TEEs. The over all design is based on the TEE subsystem in the Linux kernel, tailored for U-Boot. Reviewed-by: NSimon Glass <sjg@chromium.org> Tested-by: NIgor Opaniuk <igor.opaniuk@linaro.org> Signed-off-by: NJens Wiklander <jens.wiklander@linaro.org>
-
- 06 10月, 2018 1 次提交
-
-
由 Liviu Dudau 提交于
Add support for the Arm Versatile Express config bus that is being used for exposing various subsystems via a generic configuration bus. This driver adds support for generating transactions on this configuration bus and can be used by other drivers to abstract the communication with the actual function providers. Signed-off-by: NLiviu Dudau <liviu.dudau@foss.arm.com> Reviewed-by: NHeiko Schocher <hs@denx.de>
-
- 01 10月, 2018 1 次提交
-
-
由 Ramon Fried 提交于
Add a PHY driver for the Qualcomm dragonboard 410c which allows switching on/off and resetting the phy connected to the EHCI controllers and USBHS controller. Signed-off-by: NRamon Fried <ramon.fried@gmail.com>
-
- 29 9月, 2018 3 次提交
-
-
由 Liviu Dudau 提交于
Add support for Arm Mali Display Processors DP500, DP550 and DP650. Only one layer is being used to display the console or boot logo, even if more layers are supported in the hardware. Signed-off-by: NLiviu Dudau <liviu.dudau@foss.arm.com>
-
由 Liviu Dudau 提交于
Add support for the NXP TDA19988 HDMI encoder as used on the Juno development board from Arm. Signed-off-by: NLiviu Dudau <liviu.dudau@foss.arm.com>
-
由 Heinrich Schuchardt 提交于
The include/video*.h files are part of the drivers in drivers/video. So it makes sense to assign them to the same maintainer. Signed-off-by: NHeinrich Schuchardt <xypron.glpk@gmx.de> Reviewed-by: NSimon Glass <sjg@chromium.org>
-
- 24 9月, 2018 3 次提交
-
-
由 Heinrich Schuchardt 提交于
The patch implements the EFI_UNICODE_COLLATION_PROTOCOL. Signed-off-by: NHeinrich Schuchardt <xypron.glpk@gmx.de> Signed-off-by: NAlexander Graf <agraf@suse.de>
-
由 Heinrich Schuchardt 提交于
This patch provides a define to initialize a table that maps lower to capital letters for Unicode code point 0x0000 - 0xffff. Signed-off-by: NHeinrich Schuchardt <xypron.glpk@gmx.de> Signed-off-by: NAlexander Graf <agraf@suse.de>
-
由 Heinrich Schuchardt 提交于
Provide unit tests for Unicode functions. Signed-off-by: NHeinrich Schuchardt <xypron.glpk@gmx.de> Signed-off-by: NAlexander Graf <agraf@suse.de>
-
- 20 9月, 2018 1 次提交
-
-
由 Miquel Raynal 提交于
NAND flavors, like serial and parallel, have a lot in common and would benefit to share code. Let's move raw (parallel) NAND specific code in a raw/ subdirectory, to ease the addition of a core file in nand/ and the introduction of a spi/ subdirectory specific to SPI NANDs. Signed-off-by: NMiquel Raynal <miquel.raynal@bootlin.com>
-
- 19 9月, 2018 1 次提交
-
-
由 Marek Behún 提交于
This adds a weak definition of comphy_update_map to comphy_core, which does nothing. If this function is defined elsewhere, for example in board file, the board file can change some parameters of SERDES configuration. This is needed on Turris Mox, where the SERDES speed on lane 1 has to be set differently when SFP module is connected and when Topaz Switch module is connected. This is a temporary solution. When the comphy driver for armada-3720 will be added to the kernel, the comphy driver in u-boot shall also be updated and this should be done differently then. Signed-off-by: NMarek Behun <marek.behun@nic.cz> Signed-off-by: NStefan Roese <sr@denx.de>
-
- 18 9月, 2018 2 次提交
-
-
由 Mario Six 提交于
Add a driver to configure the SerDes (Serializer/Deserializer) lanes on the MPC83xx architecture. Reviewed-by: NSimon Glass <sjg@chromium.org> Signed-off-by: NMario Six <mario.six@gdsys.cc>
-
由 Mario Six 提交于
Add a CPU driver for the MPC83xx architecture. Signed-off-by: NMario Six <mario.six@gdsys.cc>
-