Kconfig 2.3 KB
Newer Older
1
menu "RISC-V architecture"
R
Rick Chen 已提交
2 3 4 5 6 7 8 9 10
	depends on RISCV

config SYS_ARCH
	default "riscv"

choice
	prompt "Target select"
	optional

R
Rick Chen 已提交
11 12
config TARGET_AX25_AE350
	bool "Support ax25-ae350"
R
Rick Chen 已提交
13

B
Bin Meng 已提交
14 15 16
config TARGET_QEMU_VIRT
	bool "Support QEMU Virt Board"

R
Rick Chen 已提交
17 18
endchoice

19
# board-specific options below
R
Rick Chen 已提交
20
source "board/AndesTech/ax25-ae350/Kconfig"
B
Bin Meng 已提交
21
source "board/emulation/qemu-riscv/Kconfig"
R
Rick Chen 已提交
22

23 24
# platform-specific options below
source "arch/riscv/cpu/ax25/Kconfig"
25
source "arch/riscv/cpu/qemu/Kconfig"
26 27 28

# architecture-specific options below

R
Rick Chen 已提交
29
choice
30 31
	prompt "Base ISA"
	default ARCH_RV32I
R
Rick Chen 已提交
32

33 34
config ARCH_RV32I
	bool "RV32I"
R
Rick Chen 已提交
35 36
	select 32BIT
	help
37
	  Choose this option to target the RV32I base integer instruction set.
R
Rick Chen 已提交
38

39 40
config ARCH_RV64I
	bool "RV64I"
R
Rick Chen 已提交
41
	select 64BIT
42
	select PHYS_64BIT
R
Rick Chen 已提交
43
	help
44
	  Choose this option to target the RV64I base integer instruction set.
R
Rick Chen 已提交
45 46 47

endchoice

48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65
choice
	prompt "Code Model"
	default CMODEL_MEDLOW

config CMODEL_MEDLOW
	bool "medium low code model"
	help
	  U-Boot and its statically defined symbols must lie within a single 2 GiB
	  address range and must lie between absolute addresses -2 GiB and +2 GiB.

config CMODEL_MEDANY
	bool "medium any code model"
	help
	  U-Boot and its statically defined symbols must be within any single 2 GiB
	  address range.

endchoice

66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81
choice
	prompt "Run Mode"
	default RISCV_MMODE

config RISCV_MMODE
	bool "Machine"
	help
	  Choose this option to build U-Boot for RISC-V M-Mode.

config RISCV_SMODE
	bool "Supervisor"
	help
	  Choose this option to build U-Boot for RISC-V S-Mode.

endchoice

82 83 84 85 86 87 88 89 90 91 92
config RISCV_ISA_C
	bool "Emit compressed instructions"
	default y
	help
	  Adds "C" to the ISA subsets that the toolchain is allowed to emit
	  when building U-Boot, which results in compressed instructions in the
	  U-Boot binary.

config RISCV_ISA_A
	def_bool y

R
Rick Chen 已提交
93 94 95 96 97 98
config 32BIT
	bool

config 64BIT
	bool

99 100 101 102 103 104 105 106 107
config SIFIVE_CLINT
	bool
	depends on RISCV_MMODE
	select REGMAP
	select SYSCON
	help
	  The SiFive CLINT block holds memory-mapped control and status registers
	  associated with software and timer interrupts.

108 109 110 111 112 113 114 115
config RISCV_RDTIME
	bool
	default y if RISCV_SMODE
	help
	  The provides the riscv_get_time() API that is implemented using the
	  standard rdtime instruction. This is the case for S-mode U-Boot, and
	  is useful for processors that support rdtime in M-mode too.

R
Rick Chen 已提交
116
endmenu