- 19 9月, 2012 1 次提交
-
-
由 Arnd Bergmann 提交于
Platform data for device drivers should be defined in include/linux/platform_data/*.h, not in the architecture and platform specific directories. This moves such data out of the orion include directories Signed-off-by: NArnd Bergmann <arnd@arndb.de> Acked-by: NMark Brown <broonie@opensource.wolfsonmicro.com> Acked-by: NGreg Kroah-Hartman <gregkh@linuxfoundation.org> Acked-by: NNicolas Pitre <nico@linaro.org> Acked-by: NMauro Carvalho Chehab <mchehab@redhat.com> Cc: Jason Cooper <jason@lakedaemon.net> Cc: Andrew Lunn <andrew@lunn.ch> Cc: Vinod Koul <vinod.koul@intel.com> Cc: Dan Williams <djbw@fb.com> Cc: Bryan Wu <bryan.wu@canonical.com> Cc: Richard Purdie <rpurdie@rpsys.net> Cc: Chris Ball <cjb@laptop.org> Cc: David Woodhouse <dwmw2@infradead.org> Cc: Alan Stern <stern@rowland.harvard.edu> Cc: Liam Girdwood <lrg@ti.com> Cc: Jaroslav Kysela <perex@perex.cz> Cc: Takashi Iwai <tiwai@suse.de>
-
- 07 8月, 2012 1 次提交
-
-
由 Sebastian Hesselbarth 提交于
Just a small typo fix to make lsxl dtbs compile Signed-off-by: NSebastian Hesselbarth <sebastian.hesselbarth@googlemail.com> Cc: Jason Cooper <jason@lakedaemon.net> Cc: Andrew Lunn <andrew@lunn.ch> Cc: Russell King <linux@arm.linux.org.uk> Cc: linux-arm-kernel@lists.infradead.org Cc: linux-kernel@vger.kernel.org Signed-off-by: NArnd Bergmann <arnd@arndb.de>
-
- 27 7月, 2012 20 次提交
-
-
由 Andrew Lunn 提交于
It has been decided to use marvell, not mrvl, in the compatibility property. Search & replace. Signed-off-by: NAndrew Lunn <andrew@lunn.ch>
-
由 Andrew Lunn 提交于
Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Tested-by: NJosh Coombs <josh.coombs@gmail.com>
-
由 Andrew Lunn 提交于
Signed-off-by: NAndrew Lunn <andrew@lunn.ch>
-
由 Andrew Lunn 提交于
Signed-off-by: NAndrew Lunn <andrew@lunn.ch>
-
由 Andrew Lunn 提交于
Now that we have I2C support in DT, describe the LM63 in the DT file for the iConnect. Signed-off-by: NAndrew Lunn <andrew@lunn.ch>
-
由 Andrew Lunn 提交于
Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Tested-by: NSimon Baatz <gmbnomis@gmail.com>
-
由 Andrew Lunn 提交于
Now that the GPIO controllers have been converted over to DT, described the gpio-keys in DT. Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Tested-by: NSimon Baatz <gmbnomis@gmail.com>
-
由 Jamie Lentin 提交于
Move description of GPIO keys on both the DNS320 and DNS325 into DT. Signed-off-by: NJamie Lentin <jm@lentin.co.uk> Signed-off-by: NAndrew Lunn <andrew@lunn.ch>
-
由 Jamie Lentin 提交于
Replace code in board-dnskw with the equivalent devicetree bindings. Signed-off-by: NJamie Lentin <jm@lentin.co.uk> Signed-off-by: NAndrew Lunn <andrew@lunn.ch>
-
由 Andrew Lunn 提交于
Now that we have I2C support in DT, describe the LM75 in the DT file for the DNS325. Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Signed-off-by: NJamie Lentin <jm@lentin.co.uk>
-
由 Andrew Lunn 提交于
Convert boards using DT, but the old way of configuring SATA to now use properties in there DT file. Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Tested-by: NSimon Baatz <gmbnomis@gmail.com>
-
由 Michael Walle 提交于
Use the device tree for the SPI driver and partition layout. Signed-off-by: NMichael Walle <michael@walle.cc> Signed-off-by: NAndrew Lunn <andrew@lunn.ch>
-
由 Michael Walle 提交于
Add support for Buffalo Linkstation LS-XHL and LS-CHLv2 using the device tree where possible. Signed-off-by: NMichael Walle <michael@walle.cc> Signed-off-by: NAndrew Lunn <andrew@lunn.ch>
-
由 Josh Coombs 提交于
This patch supplies the necessary DTS and supporting files to boot up a Seagate GoFlex Net with 3.5.0-rc3. Signed-off-by: NJoshua Coombs <josh.coombs@gmail.com> Signed-off-by: NAndrew Lunn <andrew@lunn.ch>
-
由 Andrew Lunn 提交于
The two different variants of QNAP TS devices, varying by SoC, put the GPIO keys on different GPIO lines. Hence we need two different DT board descriptions, which share the same board-ts219.c file. Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Acked-by: NJason Cooper <jason@lakedaemon.net>
-
由 Andrew Lunn 提交于
Add support for instantiating this driver from device tree, and add the necassary DT information to the kirkwood.dtsi file. This is based on previous work by Michael Walle and Jason Cooper. Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Tested-by: NJosh Coombs <josh.coombs@gmail.com>
-
由 Andrew Lunn 提交于
Add device tree support to the Orion watchdog timer, and enable its use in the kirkwood devices using device tree. Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Acked-by: NSebastian Hesselbarth <sebastian.hesselbarth@googlemail.com> Tested-by: NSimon Baatz <gmbnomis@gmail.com>
-
由 Andrew Lunn 提交于
The MV64XXX I2C driver needs a clock in order to calculate the baud rate factors. So add an clk to the clk tree. Also add the base DT properties for kirkwood devices. Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Conflicts: arch/arm/mach-kirkwood/common.c
-
由 Michael Walle 提交于
Populate the devices with auxdata to set the device names which are used by clkdev to lookup the clocks. Signed-off-by: NMichael Walle <micheal@walle.cc> Signed-off-by: NAndrew Lunn <andrew@lunn.ch> --- v2: Add interrupts properties, although not used.
-
由 Andrew Lunn 提交于
Both IRQ and GPIO controllers can now be represented in DT. The IRQ controllers are setup first, and then the GPIO controllers. Interrupts for GPIO lines are placed directly after the main interrupts in the interrupt space. Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Acked-by: NSebastian Hesselbarth <sebastian.hesselbarth@googlemail.com> Acked-by: NArnd Bergmann <arnd@arndb.de> Tested-by: NJosh Coombs <josh.coombs@gmail.com> Tested-by: NSimon Baatz <gmbnomis@gmail.com>
-
- 25 7月, 2012 2 次提交
-
-
由 Simon Baatz 提交于
Commit 98d9986c (ARM: Kirkwood: Replace clock gating) and the fix 5fb2ce (ARM: Kirkwood: clk_register_gate_fn: add fn assignment) introduced a custom variant of clock gating which allows to define a function to be called before gating the clock off. This is used to disable the SATA and PCIe PHYs if the respective clocks are unused after initialization. However, of these two drivers, the SATA driver may be compiled as a module. The driver re-enables the clocks at module init but the PHYs stay disabled. Since the custom clock gating disabled the PHYs when gating the clock off, it should also re-enable them when enabling the clock gate. This is done by adding a second function that may be used to enable the PHYs. Signed-off-by: NSimon Baatz <gmbnomis@gmail.com> Signed-off-by: NAndrew Lunn <andrew@lunn.ch>
-
由 Andrew Lunn 提交于
Marvell engineers tell us: It seems that many units use the RUNIT clock. SPI, UART, NAND, TWSI, ... So it's not possible to clock gate it. Currently the SPI, NAND and TWSI driver will clk_prepaure_enable() this clk, but since we have no idea what ... is, and turning this clk off results in a hard lock, unconditionally enable runit. Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Tested-by: NSimon Baatz <gmbnomis@gmail.com>
-
- 24 6月, 2012 2 次提交
-
-
由 Andrew Lunn 提交于
The orion watchdog is expecting to be passed the physcial address of the hardware, and will ioremap() it to give a virtual address it will use as the base address for the hardware. However, when creating the platform resource record, a virtual address was being used. Add the necassary #define's so we can pass the physical address as expected. Tested on Kirkwood and Orion5x. Cc: stable <stable@vger.kernel.org> Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Signed-off-by: NOlof Johansson <olof@lixom.net>
-
由 Marc Kleine-Budde 提交于
In commit: 98d9986c ARM: Kirkwood: Replace clock gating the kirkwood clock gating has been reworked. A custom variant of clock gating, that calls a custom function before gating the clock off, has been introduced. However in clk_register_gate_fn() this custom function "fn" is never assigned. This patch adds the missing fn assignment. Cc: stable <stable@vger.kernel.org> Signed-off-by: NMarc Kleine-Budde <mkl@blackshift.org> Tested-by: NAndrew Lunn <andrew@lunn.ch> Acked-by: NAndrew Lunn <andrew@lunn.ch> Signed-off-by: NOlof Johansson <olof@lixom.net>
-
- 18 6月, 2012 1 次提交
-
-
由 Andrew Lunn 提交于
v3.5-rc1 fails to build when DT and iconnect is enabled because of this now none existant include file. Also remove the other two SPI include files, which are not needed with the move to DT. Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Acked-by: NArnaud Patard <arnaud.patard@rtp-net.org> Signed-off-by: NOlof Johansson <olof@lixom.net>
-
- 17 6月, 2012 1 次提交
-
-
由 Andrew Lunn 提交于
When the ethernet driver was built as a module, it would lock the machine when loaded. At boot the ethernet clks are unused, so get turned off. Later, when the module is loaded, the probe function would access the hardware before the clock was restarted, and the machine would lock. It has also been determined that when the clk is turned off, the interface forgets its MAC address, which for most systems, is set by the boot loader. When the machine setup file creates a platform device for the interface, prepare and enable the clock for the interface. This will ensure it is not turned off. However, if the setup file only instantiates one platform device, the other will have its clk disabled, thus maybe saving a little power. Report-by: NSimon Baatz <gmbnomis@gmail.com> Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Tested-by: NSimon Baatz <gmbnomis@gmail.com> Signed-off-by: NOlof Johansson <olof@lixom.net>
-
- 16 5月, 2012 1 次提交
-
-
由 Russell King 提交于
Use sys->private_data to store the PCIe port data structure. Signed-off-by: NRussell King <rmk+kernel@arm.linux.org.uk>
-
- 15 5月, 2012 4 次提交
-
-
由 Simon Baatz 提交于
Add support for the IB-NAS6210 and IB-NAS 6220. Describe as much as currently possible in the devicetree files, including the NAND partitions. Use the partition scheme of the original firmware by default. Create a board-ib62x0.c for everything else. Signed-off-by: NSimon Baatz <gmbnomis@gmail.com> Signed-off-by: NJason Cooper <jason@lakedaemon.net>
-
由 Arnaud Patard (Rtp) 提交于
Add support for Iomega Iconnect system. Signed-off-by: NArnaud Patard <arnaud.patard@rtp-net.org> Tested-By: NAdam Baker <linux@baker-net.org.uk> Signed-off-by: NJason Cooper <jason@lakedaemon.net>
-
由 Jamie Lentin 提交于
Add default configuration for NAND, to be enabled in your board config. Ensure clock gating is set appropriately when the NAND is enabled. Acked-by: NJason Cooper <jason@lakedaemon.net> Signed-off-by: NJamie Lentin <jm@lentin.co.uk> Signed-off-by: NJason Cooper <jason@lakedaemon.net>
-
由 Jamie Lentin 提交于
Add support for the DNS-320 and DNS-325. Describe as much as currently possible in the devicetree files, create a board-dnskw.c for everything else. Changes since last submission (V3) [Addressing comments by]:- * One MACH_DLINK_KIRKWOOD_DT for all dtb files [Grant Likely, Jason Cooper] * Drop brain-dead select "select CONFIG_MTD_OF_PARTS" [Grant Likely] * Don't add NAND support then throw it away immediately after [Grant Likely] * Describe purpose of MPP 41, 42 & 49 Changes since last submission (V2):- * Use IEEE-compliant "okay", rather than "ok" [Scott Wood] Signed-off-by: NJamie Lentin <jm@lentin.co.uk> Signed-off-by: NJason Cooper <jason@lakedaemon.net>
-
- 14 5月, 2012 1 次提交
-
-
由 Russell King 提交于
Most PCI implementations use the standard PCI swizzle function, which handles the well defined behaviour of PCI-to-PCI bridges which can be found on cards (eg, four port ethernet cards.) Rather than having almost every platform specify the standard swizzle function, make this the default when no swizzle function is supplied. Therefore, a swizzle function only needs to be provided when there is something exceptional which needs to be handled. This gets rid of the swizzle initializer from 47 files, and leaves us with just two platforms specifying a swizzle function: ARM Integrator and Chalice CATS. Acked-by: NKrzysztof Hałasa <khc@pm.waw.pl> Signed-off-by: NRussell King <rmk+kernel@arm.linux.org.uk>
-
- 09 5月, 2012 6 次提交
-
-
由 Andrew Lunn 提交于
Add a varient of the basic clk-gate code. This variant calls a function before gating the clock off. This function is used to disable the SATA or PCIe PHY. Now that all the drivers prepare and enable there clk as needed, there is no need for the common code to keep track of which clocks need gating on. Let the common clock framework turn off clocks which are not used. Buy using the added clk varient, when the clk framework turns off SATA or PCIe clocks, we also disabled SATA and PCIe PHYs which were not needed. The function kirkwood_pcie_id() can now be called outside of __init code, so remove this property for it, and functions it calls. Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Tested-by: NJamie Lentin <jm@lentin.co.uk> Signed-off-by: NMike Turquette <mturquette@linaro.org>
-
由 Andrew Lunn 提交于
Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Tested-by: NJamie Lentin <jm@lentin.co.uk> Signed-off-by: NMike Turquette <mturquette@linaro.org>
-
由 Andrew Lunn 提交于
Prepare and enable the clocks when the board indicates the pcie buses will be used. Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Tested-by: NJamie Lentin <jm@lentin.co.uk> Signed-off-by: NMike Turquette <mturquette@linaro.org>
-
由 Andrew Lunn 提交于
Some orion platforms can gate the XOR driver clock. If the clock exisits, unable/disable it as appropriate. Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Tested-by: NJamie Lentin <jm@lentin.co.uk> Signed-off-by: NMike Turquette <mturquette@linaro.org>
-
由 Andrew Lunn 提交于
Some orion platforms support gating of the clock. If the clock exists enable/disbale it as appropriate. Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Tested-by: NJamie Lentin <jm@lentin.co.uk> Signed-off-by: NMike Turquette <mturquette@linaro.org>
-
由 Andrew Lunn 提交于
Some orion devices can gate the SDIO clock. If the clock exists, enable/disable it as appropriate. Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Tested-by: NJamie Lentin <jm@lentin.co.uk> Signed-off-by: NMike Turquette <mturquette@linaro.org>
-