1. 25 10月, 2006 2 次提交
  2. 06 10月, 2006 1 次提交
    • G
      [POWERPC] Minor fix for bootargs property · c1ce464d
      Geoff Levand 提交于
      Avoid the use of an uninitialized stack variable when the powerpc device tree
      bootargs property is either missing or incorrectly defined.  This also makes
      CONFIG_CMDLINE work properly under these conditions.  This change adds a test
      for the existence of the bootargs property.
      
      early_init_dt_scan_chosen() tests for a zero length bootargs property in its
      CONFIG_CMDLINE processing, but the current implementation of
      of_get_flat_dt_prop() doesn't assign a value to the length when no property is
      found.  Since an automatic variable is used, a stale value from the stack will
      be used in the test.
      Signed-off-by: NGeoff Levand <geoffrey.levand@am.sony.com>
      Signed-off-by: NPaul Mackerras <paulus@samba.org>
      c1ce464d
  3. 20 9月, 2006 1 次提交
    • P
      [POWERPC] Define of_read_ulong helper · a4dc7ff0
      Paul Mackerras 提交于
      There are various places where we want to extract an unsigned long
      value from a device-tree property that can be 1 or 2 cells in length.
      This replaces some open-coded calculations, and one place where we
      assumed without checking that properties were the length we wanted,
      with a little of_read_ulong() helper.
      Signed-off-by: NPaul Mackerras <paulus@samba.org>
      a4dc7ff0
  4. 31 7月, 2006 2 次提交
  5. 03 7月, 2006 2 次提交
    • B
      [POWERPC] Add new interrupt mapping core and change platforms to use it · 0ebfff14
      Benjamin Herrenschmidt 提交于
      This adds the new irq remapper core and removes the old one.  Because
      there are some fundamental conflicts with the old code, like the value
      of NO_IRQ which I'm now setting to 0 (as per discussions with Linus),
      etc..., this commit also changes the relevant platform and driver code
      over to use the new remapper (so as not to cause difficulties later
      in bisecting).
      
      This patch removes the old pre-parsing of the open firmware interrupt
      tree along with all the bogus assumptions it made to try to renumber
      interrupts according to the platform. This is all to be handled by the
      new code now.
      
      For the pSeries XICS interrupt controller, a single remapper host is
      created for the whole machine regardless of how many interrupt
      presentation and source controllers are found, and it's set to match
      any device node that isn't a 8259.  That works fine on pSeries and
      avoids having to deal with some of the complexities of split source
      controllers vs. presentation controllers in the pSeries device trees.
      
      The powerpc i8259 PIC driver now always requests the legacy interrupt
      range. It also has the feature of being able to match any device node
      (including NULL) if passed no device node as an input. That will help
      porting over platforms with broken device-trees like Pegasos who don't
      have a proper interrupt tree.
      Signed-off-by: NBenjamin Herrenschmidt <benh@kernel.crashing.org>
      Signed-off-by: NPaul Mackerras <paulus@samba.org>
      0ebfff14
    • J
      [POWERPC] change get_property to return void * · a1af5b2f
      Jeremy Kerr 提交于
      Change the get_property() function to return a void *. This allows us
      to later remove the cast done in the majority of callers.
      
      Built for pseries, iseries, pmac32, cell, cbesim, g5, systemsim, maple,
      and mpc* defconfigs
      Signed-off-by: NJeremy Kerr <jk@ozlabs.org>
      Acked-by: NBenjamin Herrenschmidt <benh@kernel.crashing.org>
      Signed-off-by: NPaul Mackerras <paulus@samba.org>
      a1af5b2f
  6. 01 7月, 2006 1 次提交
  7. 29 6月, 2006 1 次提交
  8. 28 6月, 2006 2 次提交
  9. 21 6月, 2006 2 次提交
  10. 15 6月, 2006 1 次提交
    • P
      powerpc: Use 64k pages without needing cache-inhibited large pages · bf72aeba
      Paul Mackerras 提交于
      Some POWER5+ machines can do 64k hardware pages for normal memory but
      not for cache-inhibited pages.  This patch lets us use 64k hardware
      pages for most user processes on such machines (assuming the kernel
      has been configured with CONFIG_PPC_64K_PAGES=y).  User processes
      start out using 64k pages and get switched to 4k pages if they use any
      non-cacheable mappings.
      
      With this, we use 64k pages for the vmalloc region and 4k pages for
      the imalloc region.  If anything creates a non-cacheable mapping in
      the vmalloc region, the vmalloc region will get switched to 4k pages.
      I don't know of any driver other than the DRM that would do this,
      though, and these machines don't have AGP.
      
      When a region gets switched from 64k pages to 4k pages, we do not have
      to clear out all the 64k HPTEs from the hash table immediately.  We
      use the _PAGE_COMBO bit in the Linux PTE to indicate whether the page
      was hashed in as a 64k page or a set of 4k pages.  If hash_page is
      trying to insert a 4k page for a Linux PTE and it sees that it has
      already been inserted as a 64k page, it first invalidates the 64k HPTE
      before inserting the 4k HPTE.  The hash invalidation routines also use
      the _PAGE_COMBO bit, to determine whether to look for a 64k HPTE or a
      set of 4k HPTEs to remove.  With those two changes, we can tolerate a
      mix of 4k and 64k HPTEs in the hash table, and they will all get
      removed when the address space is torn down.
      Signed-off-by: NPaul Mackerras <paulus@samba.org>
      bf72aeba
  11. 19 5月, 2006 5 次提交
  12. 03 5月, 2006 1 次提交
    • P
      [PATCH] powerpc: Use the ibm,pa-features property if available · d205819e
      Paul Mackerras 提交于
      Forthcoming IBM machines will have a "ibm,pa-features" property on CPU
      nodes, that contains bits indicating which optional architecture
      features are implemented by the CPU.  This adds code to use the
      property, if present, to update our CPU feature bitmaps.  Note that
      this means we can both set and clear feature bits based on what
      the firmware tells us.
      
      This is based on a patch by Will Schmidt <willschm@us.ibm.com>.
      Signed-off-by: NPaul Mackerras <paulus@samba.org>
      d205819e
  13. 21 4月, 2006 1 次提交
    • O
      [PATCH] powerpc: Lower threshold for DART enablement to 1GB · 28897731
      Olof Johansson 提交于
      Turn on the DART already at 1GB. This is needed because of crippled
      devices in some systems, i.e. Airport Extreme cards, only supporting
      30-bit DMA addresses.
      
      Otherwise, users with between 1 and 2GB of memory will need to manually
      enable it with iommu=force, and that's no good.
      
      Some simple performance tests show that there's a slight impact of
      enabling DART, but it's in the 1-3% range (kernel build with disk I/O
      as well as over NFS).
      
      iommu=off can still be used for those who don't want to deal with the
      overhead (and don't need it for any devices).
      Signed-off-by: NOlof Johansson <olof@lixom.net>
      Signed-off-by: NPaul Mackerras <paulus@samba.org>
      28897731
  14. 28 3月, 2006 3 次提交
  15. 27 3月, 2006 1 次提交
    • A
      [PATCH] powerpc: Allow non zero boot cpuids · 4df20460
      Anton Blanchard 提交于
      We currently have a hack to flip the boot cpu and its secondary thread
      to logical cpuid 0 and 1. This means the logical - physical mapping will
      differ depending on which cpu is boot cpu. This is most apparent on
      kexec, where we might kexec on any cpu and therefore change the mapping
      from boot to boot.
      
      The patch below does a first pass early on to work out the logical cpuid
      of the boot thread. We then fix up some paca structures to match.
      
      Ive also removed the boot_cpuid_phys variable for ppc64, to be
      consistent we use get_hard_smp_processor_id(boot_cpuid) everywhere.
      Signed-off-by: NAnton Blanchard <anton@samba.org>
      Signed-off-by: NPaul Mackerras <paulus@samba.org>
      4df20460
  16. 25 2月, 2006 1 次提交
  17. 07 2月, 2006 4 次提交
  18. 13 1月, 2006 2 次提交
  19. 12 1月, 2006 1 次提交
  20. 10 1月, 2006 1 次提交
  21. 09 1月, 2006 5 次提交