radeon_gart.c 10.8 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27
/*
 * Copyright 2008 Advanced Micro Devices, Inc.
 * Copyright 2008 Red Hat Inc.
 * Copyright 2009 Jerome Glisse.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: Dave Airlie
 *          Alex Deucher
 *          Jerome Glisse
 */
28 29
#include <drm/drmP.h>
#include <drm/radeon_drm.h>
30 31
#include "radeon.h"

32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51
/*
 * GART
 * The GART (Graphics Aperture Remapping Table) is an aperture
 * in the GPU's address space.  System pages can be mapped into
 * the aperture and look like contiguous pages from the GPU's
 * perspective.  A page table maps the pages in the aperture
 * to the actual backing pages in system memory.
 *
 * Radeon GPUs support both an internal GART, as described above,
 * and AGP.  AGP works similarly, but the GART table is configured
 * and maintained by the northbridge rather than the driver.
 * Radeon hw has a separate AGP aperture that is programmed to
 * point to the AGP aperture provided by the northbridge and the
 * requests are passed through to the northbridge aperture.
 * Both AGP and internal GART can be used at the same time, however
 * that is not currently supported by the driver.
 *
 * This file handles the common internal GART management.
 */

52 53 54
/*
 * Common GART table functions.
 */
55 56 57 58 59 60 61 62 63 64
/**
 * radeon_gart_table_ram_alloc - allocate system ram for gart page table
 *
 * @rdev: radeon_device pointer
 *
 * Allocate system memory for GART page table
 * (r1xx-r3xx, non-pcie r4xx, rs400).  These asics require the
 * gart table to be in system memory.
 * Returns 0 for success, -ENOMEM for failure.
 */
65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
int radeon_gart_table_ram_alloc(struct radeon_device *rdev)
{
	void *ptr;

	ptr = pci_alloc_consistent(rdev->pdev, rdev->gart.table_size,
				   &rdev->gart.table_addr);
	if (ptr == NULL) {
		return -ENOMEM;
	}
#ifdef CONFIG_X86
	if (rdev->family == CHIP_RS400 || rdev->family == CHIP_RS480 ||
	    rdev->family == CHIP_RS690 || rdev->family == CHIP_RS740) {
		set_memory_uc((unsigned long)ptr,
			      rdev->gart.table_size >> PAGE_SHIFT);
	}
#endif
81 82
	rdev->gart.ptr = ptr;
	memset((void *)rdev->gart.ptr, 0, rdev->gart.table_size);
83 84 85
	return 0;
}

86 87 88 89 90 91 92 93 94
/**
 * radeon_gart_table_ram_free - free system ram for gart page table
 *
 * @rdev: radeon_device pointer
 *
 * Free system memory for GART page table
 * (r1xx-r3xx, non-pcie r4xx, rs400).  These asics require the
 * gart table to be in system memory.
 */
95 96
void radeon_gart_table_ram_free(struct radeon_device *rdev)
{
97
	if (rdev->gart.ptr == NULL) {
98 99 100 101 102
		return;
	}
#ifdef CONFIG_X86
	if (rdev->family == CHIP_RS400 || rdev->family == CHIP_RS480 ||
	    rdev->family == CHIP_RS690 || rdev->family == CHIP_RS740) {
103
		set_memory_wb((unsigned long)rdev->gart.ptr,
104 105 106 107
			      rdev->gart.table_size >> PAGE_SHIFT);
	}
#endif
	pci_free_consistent(rdev->pdev, rdev->gart.table_size,
108
			    (void *)rdev->gart.ptr,
109
			    rdev->gart.table_addr);
110
	rdev->gart.ptr = NULL;
111 112 113
	rdev->gart.table_addr = 0;
}

114 115 116 117 118 119 120 121 122 123
/**
 * radeon_gart_table_vram_alloc - allocate vram for gart page table
 *
 * @rdev: radeon_device pointer
 *
 * Allocate video memory for GART page table
 * (pcie r4xx, r5xx+).  These asics require the
 * gart table to be in video memory.
 * Returns 0 for success, error for failure.
 */
124 125 126 127
int radeon_gart_table_vram_alloc(struct radeon_device *rdev)
{
	int r;

128
	if (rdev->gart.robj == NULL) {
129
		r = radeon_bo_create(rdev, rdev->gart.table_size,
130
				     PAGE_SIZE, true, RADEON_GEM_DOMAIN_VRAM,
131
				     NULL, &rdev->gart.robj);
132 133 134 135
		if (r) {
			return r;
		}
	}
136 137 138
	return 0;
}

139 140 141 142 143 144 145 146 147 148
/**
 * radeon_gart_table_vram_pin - pin gart page table in vram
 *
 * @rdev: radeon_device pointer
 *
 * Pin the GART page table in vram so it will not be moved
 * by the memory manager (pcie r4xx, r5xx+).  These asics require the
 * gart table to be in video memory.
 * Returns 0 for success, error for failure.
 */
149 150 151 152 153
int radeon_gart_table_vram_pin(struct radeon_device *rdev)
{
	uint64_t gpu_addr;
	int r;

154
	r = radeon_bo_reserve(rdev->gart.robj, false);
155
	if (unlikely(r != 0))
156
		return r;
157
	r = radeon_bo_pin(rdev->gart.robj,
158
				RADEON_GEM_DOMAIN_VRAM, &gpu_addr);
159
	if (r) {
160
		radeon_bo_unreserve(rdev->gart.robj);
161 162
		return r;
	}
163
	r = radeon_bo_kmap(rdev->gart.robj, &rdev->gart.ptr);
164
	if (r)
165 166
		radeon_bo_unpin(rdev->gart.robj);
	radeon_bo_unreserve(rdev->gart.robj);
167
	rdev->gart.table_addr = gpu_addr;
168
	return r;
169 170
}

171 172 173 174 175 176 177 178
/**
 * radeon_gart_table_vram_unpin - unpin gart page table in vram
 *
 * @rdev: radeon_device pointer
 *
 * Unpin the GART page table in vram (pcie r4xx, r5xx+).
 * These asics require the gart table to be in video memory.
 */
179
void radeon_gart_table_vram_unpin(struct radeon_device *rdev)
180
{
181 182
	int r;

183
	if (rdev->gart.robj == NULL) {
184 185
		return;
	}
186
	r = radeon_bo_reserve(rdev->gart.robj, false);
187
	if (likely(r == 0)) {
188 189 190 191 192 193 194
		radeon_bo_kunmap(rdev->gart.robj);
		radeon_bo_unpin(rdev->gart.robj);
		radeon_bo_unreserve(rdev->gart.robj);
		rdev->gart.ptr = NULL;
	}
}

195 196 197 198 199 200 201 202 203
/**
 * radeon_gart_table_vram_free - free gart page table vram
 *
 * @rdev: radeon_device pointer
 *
 * Free the video memory used for the GART page table
 * (pcie r4xx, r5xx+).  These asics require the gart table to
 * be in video memory.
 */
204 205 206 207
void radeon_gart_table_vram_free(struct radeon_device *rdev)
{
	if (rdev->gart.robj == NULL) {
		return;
208
	}
209
	radeon_bo_unref(&rdev->gart.robj);
210 211 212 213 214
}

/*
 * Common gart functions.
 */
215 216 217 218 219 220 221 222 223 224
/**
 * radeon_gart_unbind - unbind pages from the gart page table
 *
 * @rdev: radeon_device pointer
 * @offset: offset into the GPU's gart aperture
 * @pages: number of pages to unbind
 *
 * Unbinds the requested pages from the gart page table and
 * replaces them with the dummy page (all asics).
 */
225 226 227 228 229 230
void radeon_gart_unbind(struct radeon_device *rdev, unsigned offset,
			int pages)
{
	unsigned t;
	unsigned p;
	int i, j;
231
	u64 page_base;
232 233

	if (!rdev->gart.ready) {
234
		WARN(1, "trying to unbind memory from uninitialized GART !\n");
235 236
		return;
	}
237 238
	t = offset / RADEON_GPU_PAGE_SIZE;
	p = t / (PAGE_SIZE / RADEON_GPU_PAGE_SIZE);
239 240 241
	for (i = 0; i < pages; i++, p++) {
		if (rdev->gart.pages[p]) {
			rdev->gart.pages[p] = NULL;
242 243
			rdev->gart.pages_addr[p] = rdev->dummy_page.addr;
			page_base = rdev->gart.pages_addr[p];
244
			for (j = 0; j < (PAGE_SIZE / RADEON_GPU_PAGE_SIZE); j++, t++) {
245 246 247
				if (rdev->gart.ptr) {
					radeon_gart_set_page(rdev, t, page_base);
				}
248
				page_base += RADEON_GPU_PAGE_SIZE;
249 250 251 252 253 254 255
			}
		}
	}
	mb();
	radeon_gart_tlb_flush(rdev);
}

256 257 258 259 260 261 262 263 264 265 266 267 268
/**
 * radeon_gart_bind - bind pages into the gart page table
 *
 * @rdev: radeon_device pointer
 * @offset: offset into the GPU's gart aperture
 * @pages: number of pages to bind
 * @pagelist: pages to bind
 * @dma_addr: DMA addresses of pages
 *
 * Binds the requested pages to the gart page table
 * (all asics).
 * Returns 0 for success, -EINVAL for failure.
 */
269
int radeon_gart_bind(struct radeon_device *rdev, unsigned offset,
270
		     int pages, struct page **pagelist, dma_addr_t *dma_addr)
271 272 273 274 275 276 277
{
	unsigned t;
	unsigned p;
	uint64_t page_base;
	int i, j;

	if (!rdev->gart.ready) {
278
		WARN(1, "trying to bind memory to uninitialized GART !\n");
279 280
		return -EINVAL;
	}
281 282
	t = offset / RADEON_GPU_PAGE_SIZE;
	p = t / (PAGE_SIZE / RADEON_GPU_PAGE_SIZE);
283 284

	for (i = 0; i < pages; i++, p++) {
285
		rdev->gart.pages_addr[p] = dma_addr[i];
286
		rdev->gart.pages[p] = pagelist[i];
287 288 289 290 291 292
		if (rdev->gart.ptr) {
			page_base = rdev->gart.pages_addr[p];
			for (j = 0; j < (PAGE_SIZE / RADEON_GPU_PAGE_SIZE); j++, t++) {
				radeon_gart_set_page(rdev, t, page_base);
				page_base += RADEON_GPU_PAGE_SIZE;
			}
293 294 295 296 297 298 299
		}
	}
	mb();
	radeon_gart_tlb_flush(rdev);
	return 0;
}

300 301 302 303 304 305 306 307
/**
 * radeon_gart_restore - bind all pages in the gart page table
 *
 * @rdev: radeon_device pointer
 *
 * Binds all pages in the gart page table (all asics).
 * Used to rebuild the gart table on device startup or resume.
 */
308 309 310 311 312
void radeon_gart_restore(struct radeon_device *rdev)
{
	int i, j, t;
	u64 page_base;

313 314 315
	if (!rdev->gart.ptr) {
		return;
	}
316 317 318 319 320 321 322 323 324 325 326
	for (i = 0, t = 0; i < rdev->gart.num_cpu_pages; i++) {
		page_base = rdev->gart.pages_addr[i];
		for (j = 0; j < (PAGE_SIZE / RADEON_GPU_PAGE_SIZE); j++, t++) {
			radeon_gart_set_page(rdev, t, page_base);
			page_base += RADEON_GPU_PAGE_SIZE;
		}
	}
	mb();
	radeon_gart_tlb_flush(rdev);
}

327 328 329 330 331 332 333 334
/**
 * radeon_gart_init - init the driver info for managing the gart
 *
 * @rdev: radeon_device pointer
 *
 * Allocate the dummy page and init the gart driver info (all asics).
 * Returns 0 for success, error for failure.
 */
335 336
int radeon_gart_init(struct radeon_device *rdev)
{
337 338
	int r, i;

339 340 341
	if (rdev->gart.pages) {
		return 0;
	}
342 343
	/* We need PAGE_SIZE >= RADEON_GPU_PAGE_SIZE */
	if (PAGE_SIZE < RADEON_GPU_PAGE_SIZE) {
344 345 346
		DRM_ERROR("Page size is smaller than GPU page size!\n");
		return -EINVAL;
	}
347 348 349
	r = radeon_dummy_page_init(rdev);
	if (r)
		return r;
350 351
	/* Compute table size */
	rdev->gart.num_cpu_pages = rdev->mc.gtt_size / PAGE_SIZE;
352
	rdev->gart.num_gpu_pages = rdev->mc.gtt_size / RADEON_GPU_PAGE_SIZE;
353 354 355
	DRM_INFO("GART: num cpu pages %u, num gpu pages %u\n",
		 rdev->gart.num_cpu_pages, rdev->gart.num_gpu_pages);
	/* Allocate pages table */
356
	rdev->gart.pages = vzalloc(sizeof(void *) * rdev->gart.num_cpu_pages);
357 358 359 360
	if (rdev->gart.pages == NULL) {
		radeon_gart_fini(rdev);
		return -ENOMEM;
	}
361 362
	rdev->gart.pages_addr = vzalloc(sizeof(dma_addr_t) *
					rdev->gart.num_cpu_pages);
363 364 365 366
	if (rdev->gart.pages_addr == NULL) {
		radeon_gart_fini(rdev);
		return -ENOMEM;
	}
367 368 369 370
	/* set GART entry to point to the dummy page by default */
	for (i = 0; i < rdev->gart.num_cpu_pages; i++) {
		rdev->gart.pages_addr[i] = rdev->dummy_page.addr;
	}
371 372 373
	return 0;
}

374 375 376 377 378 379 380
/**
 * radeon_gart_fini - tear down the driver info for managing the gart
 *
 * @rdev: radeon_device pointer
 *
 * Tear down the gart driver info and free the dummy page (all asics).
 */
381 382 383 384 385 386 387
void radeon_gart_fini(struct radeon_device *rdev)
{
	if (rdev->gart.pages && rdev->gart.pages_addr && rdev->gart.ready) {
		/* unbind pages */
		radeon_gart_unbind(rdev, 0, rdev->gart.num_cpu_pages);
	}
	rdev->gart.ready = false;
388 389
	vfree(rdev->gart.pages);
	vfree(rdev->gart.pages_addr);
390 391
	rdev->gart.pages = NULL;
	rdev->gart.pages_addr = NULL;
392 393

	radeon_dummy_page_fini(rdev);
394
}