mach-mx31lite.c 7.5 KB
Newer Older
1 2 3 4
/*
 *  Copyright (C) 2000 Deep Blue Solutions Ltd
 *  Copyright (C) 2002 Shane Nay (shane@minirl.com)
 *  Copyright 2005-2007 Freescale Semiconductor, Inc. All Rights Reserved.
5
 *  Copyright (C) 2009 Daniel Mack <daniel@caiaq.de>
6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <linux/types.h>
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/memory.h>
22 23
#include <linux/platform_device.h>
#include <linux/gpio.h>
24
#include <linux/moduleparam.h>
25
#include <linux/smsc911x.h>
26 27
#include <linux/mfd/mc13783.h>
#include <linux/spi/spi.h>
28 29
#include <linux/usb/otg.h>
#include <linux/usb/ulpi.h>
30
#include <linux/mtd/physmap.h>
31
#include <linux/delay.h>
32 33
#include <linux/regulator/machine.h>
#include <linux/regulator/fixed.h>
34 35 36

#include <asm/mach-types.h>
#include <asm/mach/arch.h>
37
#include <asm/mach/time.h>
38 39 40
#include <asm/mach/map.h>
#include <asm/page.h>
#include <asm/setup.h>
41

42
#include "board-mx31lite.h"
43
#include "common.h"
44
#include "devices-imx31.h"
45
#include "hardware.h"
46
#include "iomux-mx3.h"
47
#include "ulpi.h"
48 49

/*
D
Daniel Mack 已提交
50
 * This file contains the module-specific initialization routines.
51 52
 */

53
static unsigned int mx31lite_pins[] = {
54 55
	/* LAN9117 IRQ pin */
	IOMUX_MODE(MX31_PIN_SFS6, IOMUX_CONFIG_GPIO),
56 57 58 59 60 61 62 63
	/* SPI 1 */
	MX31_PIN_CSPI2_SCLK__SCLK,
	MX31_PIN_CSPI2_MOSI__MOSI,
	MX31_PIN_CSPI2_MISO__MISO,
	MX31_PIN_CSPI2_SPI_RDY__SPI_RDY,
	MX31_PIN_CSPI2_SS0__SS0,
	MX31_PIN_CSPI2_SS1__SS1,
	MX31_PIN_CSPI2_SS2__SS2,
64 65
};

66 67
static const struct mxc_nand_platform_data
mx31lite_nand_board_info __initconst  = {
68 69 70 71
	.width = 1,
	.hw_ecc = 1,
};

72 73 74 75 76 77 78
static struct smsc911x_platform_config smsc911x_config = {
	.irq_polarity	= SMSC911X_IRQ_POLARITY_ACTIVE_LOW,
	.irq_type	= SMSC911X_IRQ_TYPE_PUSH_PULL,
	.flags		= SMSC911X_USE_16BIT,
};

static struct resource smsc911x_resources[] = {
79
	{
80 81
		.start		= MX31_CS4_BASE_ADDR,
		.end		= MX31_CS4_BASE_ADDR + 0x100,
82
		.flags		= IORESOURCE_MEM,
83
	}, {
84
		/* irq number is run-time assigned */
85 86 87 88 89 90 91 92 93 94 95 96 97 98
		.flags		= IORESOURCE_IRQ,
	},
};

static struct platform_device smsc911x_device = {
	.name		= "smsc911x",
	.id		= -1,
	.num_resources	= ARRAY_SIZE(smsc911x_resources),
	.resource	= smsc911x_resources,
	.dev		= {
		.platform_data = &smsc911x_config,
	},
};

99 100 101 102 103 104 105 106 107 108
/*
 * SPI
 *
 * The MC13783 is the only hard-wired SPI device on the module.
 */

static int spi_internal_chipselect[] = {
	MXC_SPI_CS(0),
};

109
static const struct spi_imx_master spi1_pdata __initconst = {
110 111 112 113
	.chipselect	= spi_internal_chipselect,
	.num_chipselect	= ARRAY_SIZE(spi_internal_chipselect),
};

114
static struct mc13xxx_platform_data mc13783_pdata __initdata = {
115
	.flags = MC13XXX_USE_RTC,
116 117 118 119 120 121 122 123
};

static struct spi_board_info mc13783_spi_dev __initdata = {
	.modalias       = "mc13783",
	.max_speed_hz   = 1000000,
	.bus_num	= 1,
	.chip_select    = 0,
	.platform_data  = &mc13783_pdata,
124
	/* irq number is run-time assigned */
125 126
};

127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167
/*
 * USB
 */

#define USB_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS | \
			PAD_CTL_ODE_CMOS | PAD_CTL_100K_PU)

static int usbh2_init(struct platform_device *pdev)
{
	int pins[] = {
		MX31_PIN_USBH2_DATA0__USBH2_DATA0,
		MX31_PIN_USBH2_DATA1__USBH2_DATA1,
		MX31_PIN_USBH2_CLK__USBH2_CLK,
		MX31_PIN_USBH2_DIR__USBH2_DIR,
		MX31_PIN_USBH2_NXT__USBH2_NXT,
		MX31_PIN_USBH2_STP__USBH2_STP,
	};

	mxc_iomux_setup_multiple_pins(pins, ARRAY_SIZE(pins), "USB H2");

	mxc_iomux_set_pad(MX31_PIN_USBH2_CLK, USB_PAD_CFG);
	mxc_iomux_set_pad(MX31_PIN_USBH2_DIR, USB_PAD_CFG);
	mxc_iomux_set_pad(MX31_PIN_USBH2_NXT, USB_PAD_CFG);
	mxc_iomux_set_pad(MX31_PIN_USBH2_STP, USB_PAD_CFG);
	mxc_iomux_set_pad(MX31_PIN_USBH2_DATA0, USB_PAD_CFG);
	mxc_iomux_set_pad(MX31_PIN_USBH2_DATA1, USB_PAD_CFG);
	mxc_iomux_set_pad(MX31_PIN_SRXD6, USB_PAD_CFG);
	mxc_iomux_set_pad(MX31_PIN_STXD6, USB_PAD_CFG);
	mxc_iomux_set_pad(MX31_PIN_SFS3, USB_PAD_CFG);
	mxc_iomux_set_pad(MX31_PIN_SCK3, USB_PAD_CFG);
	mxc_iomux_set_pad(MX31_PIN_SRXD3, USB_PAD_CFG);
	mxc_iomux_set_pad(MX31_PIN_STXD3, USB_PAD_CFG);

	mxc_iomux_set_gpr(MUX_PGP_UH2, true);

	/* chip select */
	mxc_iomux_alloc_pin(IOMUX_MODE(MX31_PIN_DTR_DCE1, IOMUX_CONFIG_GPIO),
				"USBH2_CS");
	gpio_request(IOMUX_TO_GPIO(MX31_PIN_DTR_DCE1), "USBH2 CS");
	gpio_direction_output(IOMUX_TO_GPIO(MX31_PIN_DTR_DCE1), 0);

168 169 170
	mdelay(10);

	return mx31_initialize_usb_hw(pdev->id, MXC_EHCI_POWER_PINS_ENABLED);
171 172
}

173
static struct mxc_usbh_platform_data usbh2_pdata __initdata = {
174 175 176 177
	.init   = usbh2_init,
	.portsc = MXC_EHCI_MODE_ULPI | MXC_EHCI_UTMI_8BIT,
};

178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203
/*
 * NOR flash
 */

static struct physmap_flash_data nor_flash_data = {
	.width  = 2,
};

static struct resource nor_flash_resource = {
	.start  = 0xa0000000,
	.end    = 0xa1ffffff,
	.flags  = IORESOURCE_MEM,
};

static struct platform_device physmap_flash_device = {
	.name   = "physmap-flash",
	.id     = 0,
	.dev    = {
		.platform_data  = &nor_flash_data,
	},
	.resource = &nor_flash_resource,
	.num_resources = 1,
};



204 205 206 207 208
/*
 * This structure defines the MX31 memory map.
 */
static struct map_desc mx31lite_io_desc[] __initdata = {
	{
209
		.virtual = (unsigned long)MX31_CS4_BASE_ADDR_VIRT,
210 211
		.pfn = __phys_to_pfn(MX31_CS4_BASE_ADDR),
		.length = MX31_CS4_SIZE,
212 213 214 215 216 217 218 219 220
		.type = MT_DEVICE
	}
};

/*
 * Set up static virtual mappings.
 */
void __init mx31lite_map_io(void)
{
221
	mx31_map_io();
222 223 224
	iotable_init(mx31lite_io_desc, ARRAY_SIZE(mx31lite_io_desc));
}

D
Daniel Mack 已提交
225 226 227
static int mx31lite_baseboard;
core_param(mx31lite_baseboard, mx31lite_baseboard, int, 0444);

228 229 230 231 232
static struct regulator_consumer_supply dummy_supplies[] = {
	REGULATOR_SUPPLY("vdd33a", "smsc911x"),
	REGULATOR_SUPPLY("vddvario", "smsc911x"),
};

233
static void __init mx31lite_init(void)
234
{
235 236
	int ret;

237 238
	imx31_soc_init();

D
Daniel Mack 已提交
239 240 241 242 243 244 245 246 247 248 249
	switch (mx31lite_baseboard) {
	case MX31LITE_NOBOARD:
		break;
	case MX31LITE_DB:
		mx31lite_db_init();
		break;
	default:
		printk(KERN_ERR "Illegal mx31lite_baseboard type %d\n",
				mx31lite_baseboard);
	}

250 251 252
	mxc_iomux_setup_multiple_pins(mx31lite_pins, ARRAY_SIZE(mx31lite_pins),
				      "mx31lite");

253 254
	/* NOR and NAND flash */
	platform_device_register(&physmap_flash_device);
255
	imx31_add_mxc_nand(&mx31lite_nand_board_info);
256

257
	imx31_add_spi_imx1(&spi1_pdata);
258
	mc13783_spi_dev.irq = gpio_to_irq(IOMUX_TO_GPIO(MX31_PIN_GPIO1_3));
259
	spi_register_board_info(&mc13783_spi_dev, 1);
260

261
	/* USB */
262 263 264 265
	usbh2_pdata.otg = imx_otg_ulpi_create(ULPI_OTG_DRVVBUS |
			ULPI_OTG_DRVVBUS_EXT);
	if (usbh2_pdata.otg)
		imx31_add_mxc_ehci_hs(2, &usbh2_pdata);
266

267 268
	regulator_register_fixed(0, dummy_supplies, ARRAY_SIZE(dummy_supplies));

269
	/* SMSC9117 IRQ pin */
270 271 272 273 274
	ret = gpio_request(IOMUX_TO_GPIO(MX31_PIN_SFS6), "sms9117-irq");
	if (ret)
		pr_warning("could not get LAN irq gpio\n");
	else {
		gpio_direction_input(IOMUX_TO_GPIO(MX31_PIN_SFS6));
275 276 277 278
		smsc911x_resources[1].start =
			gpio_to_irq(IOMUX_TO_GPIO(MX31_PIN_SFS6));
		smsc911x_resources[1].end =
			gpio_to_irq(IOMUX_TO_GPIO(MX31_PIN_SFS6));
279 280
		platform_device_register(&smsc911x_device);
	}
281 282
}

283 284
static void __init mx31lite_timer_init(void)
{
285
	mx31_clocks_init(26000000);
286 287
}

D
Daniel Mack 已提交
288
MACHINE_START(MX31LITE, "LogicPD i.MX31 SOM")
289
	/* Maintainer: Freescale Semiconductor, Inc. */
290
	.atag_offset = 0x100,
291 292 293
	.map_io = mx31lite_map_io,
	.init_early = imx31_init_early,
	.init_irq = mx31_init_irq,
S
Stephen Warren 已提交
294
	.init_time	= mx31lite_timer_init,
295
	.init_machine = mx31lite_init,
296
	.restart	= mxc_restart,
297
MACHINE_END