omap5.dtsi 20.9 KB
Newer Older
1 2 3 4 5 6 7 8 9
/*
 * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 * Based on "omap4.dtsi"
 */

10
#include <dt-bindings/gpio/gpio.h>
11
#include <dt-bindings/interrupt-controller/arm-gic.h>
12
#include <dt-bindings/pinctrl/omap.h>
13

14
#include "skeleton.dtsi"
15 16

/ {
17 18 19
	#address-cells = <1>;
	#size-cells = <1>;

20 21 22 23
	compatible = "ti,omap5";
	interrupt-parent = <&gic>;

	aliases {
N
Nishanth Menon 已提交
24 25 26 27 28
		i2c0 = &i2c1;
		i2c1 = &i2c2;
		i2c2 = &i2c3;
		i2c3 = &i2c4;
		i2c4 = &i2c5;
29 30 31 32 33 34 35 36 37
		serial0 = &uart1;
		serial1 = &uart2;
		serial2 = &uart3;
		serial3 = &uart4;
		serial4 = &uart5;
		serial5 = &uart6;
	};

	cpus {
38 39 40
		#address-cells = <1>;
		#size-cells = <0>;

41
		cpu0: cpu@0 {
42
			device_type = "cpu";
43
			compatible = "arm,cortex-a15";
44
			reg = <0x0>;
J
J Keerthy 已提交
45 46 47 48 49 50 51

			operating-points = <
				/* kHz    uV */
				500000  880000
				1000000 1060000
				1500000 1250000
			>;
52 53 54 55 56 57

			clocks = <&dpll_mpu_ck>;
			clock-names = "cpu";

			clock-latency = <300000>; /* From omap-cpufreq driver */

58 59 60 61
			/* cooling options */
			cooling-min-level = <0>;
			cooling-max-level = <2>;
			#cooling-cells = <2>; /* min followed by max */
62 63
		};
		cpu@1 {
64
			device_type = "cpu";
65
			compatible = "arm,cortex-a15";
66
			reg = <0x1>;
67 68 69
		};
	};

70 71 72 73 74 75
	thermal-zones {
		#include "omap4-cpu-thermal.dtsi"
		#include "omap5-gpu-thermal.dtsi"
		#include "omap5-core-thermal.dtsi"
	};

76 77
	timer {
		compatible = "arm,armv7-timer";
78 79 80 81 82
		/* PPI secure/nonsecure IRQ */
		interrupts = <GIC_PPI 13 (GIC_CPU_MASK_RAW(3) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 14 (GIC_CPU_MASK_RAW(3) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 11 (GIC_CPU_MASK_RAW(3) | IRQ_TYPE_LEVEL_LOW)>,
			     <GIC_PPI 10 (GIC_CPU_MASK_RAW(3) | IRQ_TYPE_LEVEL_LOW)>;
83 84
	};

85 86 87 88 89
	gic: interrupt-controller@48211000 {
		compatible = "arm,cortex-a15-gic";
		interrupt-controller;
		#interrupt-cells = <3>;
		reg = <0x48211000 0x1000>,
90 91 92
		      <0x48212000 0x1000>,
		      <0x48214000 0x2000>,
		      <0x48216000 0x2000>;
93 94
	};

95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119
	/*
	 * The soc node represents the soc top level view. It is uses for IPs
	 * that are not memory mapped in the MPU view or for the MPU itself.
	 */
	soc {
		compatible = "ti,omap-infra";
		mpu {
			compatible = "ti,omap5-mpu";
			ti,hwmods = "mpu";
		};
	};

	/*
	 * XXX: Use a flat representation of the OMAP3 interconnect.
	 * The real OMAP interconnect network is quite complex.
	 * Since that will not bring real advantage to represent that in DT for
	 * the moment, just use a fake OCP bus entry to represent the whole bus
	 * hierarchy.
	 */
	ocp {
		compatible = "ti,omap4-l3-noc", "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
		ti,hwmods = "l3_main_1", "l3_main_2", "l3_main_3";
120 121 122
		reg = <0x44000000 0x2000>,
		      <0x44800000 0x3000>,
		      <0x45000000 0x4000>;
123 124
		interrupts = <GIC_SPI 9 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 10 IRQ_TYPE_LEVEL_HIGH>;
125

T
Tero Kristo 已提交
126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177
		prm: prm@4ae06000 {
			compatible = "ti,omap5-prm";
			reg = <0x4ae06000 0x3000>;

			prm_clocks: clocks {
				#address-cells = <1>;
				#size-cells = <0>;
			};

			prm_clockdomains: clockdomains {
			};
		};

		cm_core_aon: cm_core_aon@4a004000 {
			compatible = "ti,omap5-cm-core-aon";
			reg = <0x4a004000 0x2000>;

			cm_core_aon_clocks: clocks {
				#address-cells = <1>;
				#size-cells = <0>;
			};

			cm_core_aon_clockdomains: clockdomains {
			};
		};

		scrm: scrm@4ae0a000 {
			compatible = "ti,omap5-scrm";
			reg = <0x4ae0a000 0x2000>;

			scrm_clocks: clocks {
				#address-cells = <1>;
				#size-cells = <0>;
			};

			scrm_clockdomains: clockdomains {
			};
		};

		cm_core: cm_core@4a008000 {
			compatible = "ti,omap5-cm-core";
			reg = <0x4a008000 0x3000>;

			cm_core_clocks: clocks {
				#address-cells = <1>;
				#size-cells = <0>;
			};

			cm_core_clockdomains: clockdomains {
			};
		};

J
Jon Hunter 已提交
178 179 180 181 182 183
		counter32k: counter@4ae04000 {
			compatible = "ti,omap-counter32k";
			reg = <0x4ae04000 0x40>;
			ti,hwmods = "counter_32k";
		};

184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200
		omap5_pmx_core: pinmux@4a002840 {
			compatible = "ti,omap4-padconf", "pinctrl-single";
			reg = <0x4a002840 0x01b6>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-single,register-width = <16>;
			pinctrl-single,function-mask = <0x7fff>;
		};
		omap5_pmx_wkup: pinmux@4ae0c840 {
			compatible = "ti,omap4-padconf", "pinctrl-single";
			reg = <0x4ae0c840 0x0038>;
			#address-cells = <1>;
			#size-cells = <0>;
			pinctrl-single,register-width = <16>;
			pinctrl-single,function-mask = <0x7fff>;
		};

B
Balaji T K 已提交
201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216
		omap5_padconf_global: tisyscon@4a002da0 {
			compatible = "syscon";
			reg = <0x4A002da0 0xec>;
		};

		pbias_regulator: pbias_regulator {
			compatible = "ti,pbias-omap";
			reg = <0x60 0x4>;
			syscon = <&omap5_padconf_global>;
			pbias_mmc_reg: pbias_mmc_omap5 {
				regulator-name = "pbias_mmc_omap5";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3000000>;
			};
		};

217 218 219
		sdma: dma-controller@4a056000 {
			compatible = "ti,omap4430-sdma";
			reg = <0x4a056000 0x1000>;
220 221 222 223
			interrupts = <GIC_SPI 12 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>,
				     <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
224 225 226 227 228
			#dma-cells = <1>;
			#dma-channels = <32>;
			#dma-requests = <127>;
		};

229 230
		gpio1: gpio@4ae10000 {
			compatible = "ti,omap4-gpio";
231
			reg = <0x4ae10000 0x200>;
232
			interrupts = <GIC_SPI 29 IRQ_TYPE_LEVEL_HIGH>;
233
			ti,hwmods = "gpio1";
234
			ti,gpio-always-on;
235 236 237
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
238
			#interrupt-cells = <2>;
239 240 241 242
		};

		gpio2: gpio@48055000 {
			compatible = "ti,omap4-gpio";
243
			reg = <0x48055000 0x200>;
244
			interrupts = <GIC_SPI 30 IRQ_TYPE_LEVEL_HIGH>;
245 246 247 248
			ti,hwmods = "gpio2";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
249
			#interrupt-cells = <2>;
250 251 252 253
		};

		gpio3: gpio@48057000 {
			compatible = "ti,omap4-gpio";
254
			reg = <0x48057000 0x200>;
255
			interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
256 257 258 259
			ti,hwmods = "gpio3";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
260
			#interrupt-cells = <2>;
261 262 263 264
		};

		gpio4: gpio@48059000 {
			compatible = "ti,omap4-gpio";
265
			reg = <0x48059000 0x200>;
266
			interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>;
267 268 269 270
			ti,hwmods = "gpio4";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
271
			#interrupt-cells = <2>;
272 273 274 275
		};

		gpio5: gpio@4805b000 {
			compatible = "ti,omap4-gpio";
276
			reg = <0x4805b000 0x200>;
277
			interrupts = <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>;
278 279 280 281
			ti,hwmods = "gpio5";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
282
			#interrupt-cells = <2>;
283 284 285 286
		};

		gpio6: gpio@4805d000 {
			compatible = "ti,omap4-gpio";
287
			reg = <0x4805d000 0x200>;
288
			interrupts = <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>;
289 290 291 292
			ti,hwmods = "gpio6";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
293
			#interrupt-cells = <2>;
294 295 296 297
		};

		gpio7: gpio@48051000 {
			compatible = "ti,omap4-gpio";
298
			reg = <0x48051000 0x200>;
299
			interrupts = <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>;
300 301 302 303
			ti,hwmods = "gpio7";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
304
			#interrupt-cells = <2>;
305 306 307 308
		};

		gpio8: gpio@48053000 {
			compatible = "ti,omap4-gpio";
309
			reg = <0x48053000 0x200>;
310
			interrupts = <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>;
311 312 313 314
			ti,hwmods = "gpio8";
			gpio-controller;
			#gpio-cells = <2>;
			interrupt-controller;
315
			#interrupt-cells = <2>;
316 317
		};

318 319 320 321 322
		gpmc: gpmc@50000000 {
			compatible = "ti,omap4430-gpmc";
			reg = <0x50000000 0x1000>;
			#address-cells = <2>;
			#size-cells = <1>;
323
			interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
324 325 326
			gpmc,num-cs = <8>;
			gpmc,num-waitpins = <4>;
			ti,hwmods = "gpmc";
327 328
			clocks = <&l3_iclk_div>;
			clock-names = "fck";
329 330
		};

331 332
		i2c1: i2c@48070000 {
			compatible = "ti,omap4-i2c";
333
			reg = <0x48070000 0x100>;
334
			interrupts = <GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH>;
335 336 337 338 339 340 341
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "i2c1";
		};

		i2c2: i2c@48072000 {
			compatible = "ti,omap4-i2c";
342
			reg = <0x48072000 0x100>;
343
			interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
344 345 346 347 348 349 350
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "i2c2";
		};

		i2c3: i2c@48060000 {
			compatible = "ti,omap4-i2c";
351
			reg = <0x48060000 0x100>;
352
			interrupts = <GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH>;
353 354 355 356 357
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "i2c3";
		};

358
		i2c4: i2c@4807a000 {
359
			compatible = "ti,omap4-i2c";
360
			reg = <0x4807a000 0x100>;
361
			interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
362 363 364 365 366
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "i2c4";
		};

367
		i2c5: i2c@4807c000 {
368
			compatible = "ti,omap4-i2c";
369
			reg = <0x4807c000 0x100>;
370
			interrupts = <GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH>;
371 372 373 374 375
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "i2c5";
		};

S
Suman Anna 已提交
376 377 378 379
		hwspinlock: spinlock@4a0f6000 {
			compatible = "ti,omap4-hwspinlock";
			reg = <0x4a0f6000 0x1000>;
			ti,hwmods = "spinlock";
380
			#hwlock-cells = <1>;
S
Suman Anna 已提交
381 382
		};

F
Felipe Balbi 已提交
383 384 385
		mcspi1: spi@48098000 {
			compatible = "ti,omap4-mcspi";
			reg = <0x48098000 0x200>;
386
			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
F
Felipe Balbi 已提交
387 388 389 390
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "mcspi1";
			ti,spi-num-cs = <4>;
391 392 393 394 395 396 397 398 399 400
			dmas = <&sdma 35>,
			       <&sdma 36>,
			       <&sdma 37>,
			       <&sdma 38>,
			       <&sdma 39>,
			       <&sdma 40>,
			       <&sdma 41>,
			       <&sdma 42>;
			dma-names = "tx0", "rx0", "tx1", "rx1",
				    "tx2", "rx2", "tx3", "rx3";
F
Felipe Balbi 已提交
401 402 403 404 405
		};

		mcspi2: spi@4809a000 {
			compatible = "ti,omap4-mcspi";
			reg = <0x4809a000 0x200>;
406
			interrupts = <GIC_SPI 66 IRQ_TYPE_LEVEL_HIGH>;
F
Felipe Balbi 已提交
407 408 409 410
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "mcspi2";
			ti,spi-num-cs = <2>;
411 412 413 414 415
			dmas = <&sdma 43>,
			       <&sdma 44>,
			       <&sdma 45>,
			       <&sdma 46>;
			dma-names = "tx0", "rx0", "tx1", "rx1";
F
Felipe Balbi 已提交
416 417 418 419 420
		};

		mcspi3: spi@480b8000 {
			compatible = "ti,omap4-mcspi";
			reg = <0x480b8000 0x200>;
421
			interrupts = <GIC_SPI 91 IRQ_TYPE_LEVEL_HIGH>;
F
Felipe Balbi 已提交
422 423 424 425
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "mcspi3";
			ti,spi-num-cs = <2>;
426 427
			dmas = <&sdma 15>, <&sdma 16>;
			dma-names = "tx0", "rx0";
F
Felipe Balbi 已提交
428 429 430 431 432
		};

		mcspi4: spi@480ba000 {
			compatible = "ti,omap4-mcspi";
			reg = <0x480ba000 0x200>;
433
			interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
F
Felipe Balbi 已提交
434 435 436 437
			#address-cells = <1>;
			#size-cells = <0>;
			ti,hwmods = "mcspi4";
			ti,spi-num-cs = <1>;
438 439
			dmas = <&sdma 70>, <&sdma 71>;
			dma-names = "tx0", "rx0";
F
Felipe Balbi 已提交
440 441
		};

442 443
		uart1: serial@4806a000 {
			compatible = "ti,omap4-uart";
444
			reg = <0x4806a000 0x100>;
445
			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
446 447 448 449 450 451
			ti,hwmods = "uart1";
			clock-frequency = <48000000>;
		};

		uart2: serial@4806c000 {
			compatible = "ti,omap4-uart";
452
			reg = <0x4806c000 0x100>;
453
			interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
454 455 456 457 458 459
			ti,hwmods = "uart2";
			clock-frequency = <48000000>;
		};

		uart3: serial@48020000 {
			compatible = "ti,omap4-uart";
460
			reg = <0x48020000 0x100>;
461
			interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
462 463 464 465 466 467
			ti,hwmods = "uart3";
			clock-frequency = <48000000>;
		};

		uart4: serial@4806e000 {
			compatible = "ti,omap4-uart";
468
			reg = <0x4806e000 0x100>;
469
			interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL_HIGH>;
470 471 472 473 474
			ti,hwmods = "uart4";
			clock-frequency = <48000000>;
		};

		uart5: serial@48066000 {
475 476
			compatible = "ti,omap4-uart";
			reg = <0x48066000 0x100>;
477
			interrupts = <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>;
478 479 480 481 482
			ti,hwmods = "uart5";
			clock-frequency = <48000000>;
		};

		uart6: serial@48068000 {
483 484
			compatible = "ti,omap4-uart";
			reg = <0x48068000 0x100>;
485
			interrupts = <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>;
486 487 488
			ti,hwmods = "uart6";
			clock-frequency = <48000000>;
		};
489 490 491

		mmc1: mmc@4809c000 {
			compatible = "ti,omap4-hsmmc";
492
			reg = <0x4809c000 0x400>;
493
			interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
494 495 496
			ti,hwmods = "mmc1";
			ti,dual-volt;
			ti,needs-special-reset;
497 498
			dmas = <&sdma 61>, <&sdma 62>;
			dma-names = "tx", "rx";
B
Balaji T K 已提交
499
			pbias-supply = <&pbias_mmc_reg>;
500 501 502 503
		};

		mmc2: mmc@480b4000 {
			compatible = "ti,omap4-hsmmc";
504
			reg = <0x480b4000 0x400>;
505
			interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
506 507
			ti,hwmods = "mmc2";
			ti,needs-special-reset;
508 509
			dmas = <&sdma 47>, <&sdma 48>;
			dma-names = "tx", "rx";
510 511 512 513
		};

		mmc3: mmc@480ad000 {
			compatible = "ti,omap4-hsmmc";
514
			reg = <0x480ad000 0x400>;
515
			interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
516 517
			ti,hwmods = "mmc3";
			ti,needs-special-reset;
518 519
			dmas = <&sdma 77>, <&sdma 78>;
			dma-names = "tx", "rx";
520 521 522 523
		};

		mmc4: mmc@480d1000 {
			compatible = "ti,omap4-hsmmc";
524
			reg = <0x480d1000 0x400>;
525
			interrupts = <GIC_SPI 96 IRQ_TYPE_LEVEL_HIGH>;
526 527
			ti,hwmods = "mmc4";
			ti,needs-special-reset;
528 529
			dmas = <&sdma 57>, <&sdma 58>;
			dma-names = "tx", "rx";
530 531 532 533
		};

		mmc5: mmc@480d5000 {
			compatible = "ti,omap4-hsmmc";
534
			reg = <0x480d5000 0x400>;
535
			interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
536 537
			ti,hwmods = "mmc5";
			ti,needs-special-reset;
538 539
			dmas = <&sdma 59>, <&sdma 60>;
			dma-names = "tx", "rx";
540
		};
541

S
Suman Anna 已提交
542 543 544 545 546 547 548 549 550 551 552 553 554 555 556
		mmu_dsp: mmu@4a066000 {
			compatible = "ti,omap4-iommu";
			reg = <0x4a066000 0x100>;
			interrupts = <GIC_SPI 28 IRQ_TYPE_LEVEL_HIGH>;
			ti,hwmods = "mmu_dsp";
		};

		mmu_ipu: mmu@55082000 {
			compatible = "ti,omap4-iommu";
			reg = <0x55082000 0x100>;
			interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH>;
			ti,hwmods = "mmu_ipu";
			ti,iommu-bus-err-back;
		};

557 558
		keypad: keypad@4ae1c000 {
			compatible = "ti,omap4-keypad";
559
			reg = <0x4ae1c000 0x400>;
560 561
			ti,hwmods = "kbd";
		};
562

563 564 565 566 567
		mcpdm: mcpdm@40132000 {
			compatible = "ti,omap4-mcpdm";
			reg = <0x40132000 0x7f>, /* MPU private access */
			      <0x49032000 0x7f>; /* L3 Interconnect */
			reg-names = "mpu", "dma";
568
			interrupts = <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>;
569
			ti,hwmods = "mcpdm";
570 571 572
			dmas = <&sdma 65>,
			       <&sdma 66>;
			dma-names = "up_link", "dn_link";
573
			status = "disabled";
574 575 576 577 578 579 580
		};

		dmic: dmic@4012e000 {
			compatible = "ti,omap4-dmic";
			reg = <0x4012e000 0x7f>, /* MPU private access */
			      <0x4902e000 0x7f>; /* L3 Interconnect */
			reg-names = "mpu", "dma";
581
			interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
582
			ti,hwmods = "dmic";
583 584
			dmas = <&sdma 67>;
			dma-names = "up_link";
585
			status = "disabled";
586 587
		};

588 589 590 591 592
		mcbsp1: mcbsp@40122000 {
			compatible = "ti,omap4-mcbsp";
			reg = <0x40122000 0xff>, /* MPU private access */
			      <0x49022000 0xff>; /* L3 Interconnect */
			reg-names = "mpu", "dma";
593
			interrupts = <GIC_SPI 17 IRQ_TYPE_LEVEL_HIGH>;
594 595 596
			interrupt-names = "common";
			ti,buffer-size = <128>;
			ti,hwmods = "mcbsp1";
597 598 599
			dmas = <&sdma 33>,
			       <&sdma 34>;
			dma-names = "tx", "rx";
600
			status = "disabled";
601 602 603 604 605 606 607
		};

		mcbsp2: mcbsp@40124000 {
			compatible = "ti,omap4-mcbsp";
			reg = <0x40124000 0xff>, /* MPU private access */
			      <0x49024000 0xff>; /* L3 Interconnect */
			reg-names = "mpu", "dma";
608
			interrupts = <GIC_SPI 22 IRQ_TYPE_LEVEL_HIGH>;
609 610 611
			interrupt-names = "common";
			ti,buffer-size = <128>;
			ti,hwmods = "mcbsp2";
612 613 614
			dmas = <&sdma 17>,
			       <&sdma 18>;
			dma-names = "tx", "rx";
615
			status = "disabled";
616 617 618 619 620 621 622
		};

		mcbsp3: mcbsp@40126000 {
			compatible = "ti,omap4-mcbsp";
			reg = <0x40126000 0xff>, /* MPU private access */
			      <0x49026000 0xff>; /* L3 Interconnect */
			reg-names = "mpu", "dma";
623
			interrupts = <GIC_SPI 23 IRQ_TYPE_LEVEL_HIGH>;
624 625 626
			interrupt-names = "common";
			ti,buffer-size = <128>;
			ti,hwmods = "mcbsp3";
627 628 629
			dmas = <&sdma 19>,
			       <&sdma 20>;
			dma-names = "tx", "rx";
630
			status = "disabled";
631
		};
J
Jon Hunter 已提交
632 633

		timer1: timer@4ae18000 {
634
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
635
			reg = <0x4ae18000 0x80>;
636
			interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
637 638 639 640 641
			ti,hwmods = "timer1";
			ti,timer-alwon;
		};

		timer2: timer@48032000 {
642
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
643
			reg = <0x48032000 0x80>;
644
			interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
645 646 647 648
			ti,hwmods = "timer2";
		};

		timer3: timer@48034000 {
649
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
650
			reg = <0x48034000 0x80>;
651
			interrupts = <GIC_SPI 39 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
652 653 654 655
			ti,hwmods = "timer3";
		};

		timer4: timer@48036000 {
656
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
657
			reg = <0x48036000 0x80>;
658
			interrupts = <GIC_SPI 40 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
659 660 661 662
			ti,hwmods = "timer4";
		};

		timer5: timer@40138000 {
663
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
664 665
			reg = <0x40138000 0x80>,
			      <0x49038000 0x80>;
666
			interrupts = <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
667 668
			ti,hwmods = "timer5";
			ti,timer-dsp;
669
			ti,timer-pwm;
J
Jon Hunter 已提交
670 671 672
		};

		timer6: timer@4013a000 {
673
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
674 675
			reg = <0x4013a000 0x80>,
			      <0x4903a000 0x80>;
676
			interrupts = <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
677 678 679 680 681 682
			ti,hwmods = "timer6";
			ti,timer-dsp;
			ti,timer-pwm;
		};

		timer7: timer@4013c000 {
683
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
684 685
			reg = <0x4013c000 0x80>,
			      <0x4903c000 0x80>;
686
			interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
687 688 689 690 691
			ti,hwmods = "timer7";
			ti,timer-dsp;
		};

		timer8: timer@4013e000 {
692
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
693 694
			reg = <0x4013e000 0x80>,
			      <0x4903e000 0x80>;
695
			interrupts = <GIC_SPI 44 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
696 697 698 699 700 701
			ti,hwmods = "timer8";
			ti,timer-dsp;
			ti,timer-pwm;
		};

		timer9: timer@4803e000 {
702
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
703
			reg = <0x4803e000 0x80>;
704
			interrupts = <GIC_SPI 45 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
705
			ti,hwmods = "timer9";
706
			ti,timer-pwm;
J
Jon Hunter 已提交
707 708 709
		};

		timer10: timer@48086000 {
710
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
711
			reg = <0x48086000 0x80>;
712
			interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
713
			ti,hwmods = "timer10";
714
			ti,timer-pwm;
J
Jon Hunter 已提交
715 716 717
		};

		timer11: timer@48088000 {
718
			compatible = "ti,omap5430-timer";
J
Jon Hunter 已提交
719
			reg = <0x48088000 0x80>;
720
			interrupts = <GIC_SPI 47 IRQ_TYPE_LEVEL_HIGH>;
J
Jon Hunter 已提交
721 722 723
			ti,hwmods = "timer11";
			ti,timer-pwm;
		};
724

725 726 727
		wdt2: wdt@4ae14000 {
			compatible = "ti,omap5-wdt", "ti,omap3-wdt";
			reg = <0x4ae14000 0x80>;
728
			interrupts = <GIC_SPI 80 IRQ_TYPE_LEVEL_HIGH>;
729 730 731
			ti,hwmods = "wd_timer2";
		};

732 733 734 735 736 737 738
		dmm@4e000000 {
			compatible = "ti,omap5-dmm";
			reg = <0x4e000000 0x800>;
			interrupts = <0 113 0x4>;
			ti,hwmods = "dmm";
		};

739
		emif1: emif@4c000000 {
740 741
			compatible	= "ti,emif-4d5";
			ti,hwmods	= "emif1";
742
			ti,no-idle-on-init;
743 744
			phy-type	= <2>; /* DDR PHY type: Intelli PHY */
			reg = <0x4c000000 0x400>;
745
			interrupts = <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>;
746 747 748 749 750
			hw-caps-read-idle-ctrl;
			hw-caps-ll-interface;
			hw-caps-temp-alert;
		};

751
		emif2: emif@4d000000 {
752 753
			compatible	= "ti,emif-4d5";
			ti,hwmods	= "emif2";
754
			ti,no-idle-on-init;
755 756
			phy-type	= <2>; /* DDR PHY type: Intelli PHY */
			reg = <0x4d000000 0x400>;
757
			interrupts = <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>;
758 759 760 761
			hw-caps-read-idle-ctrl;
			hw-caps-ll-interface;
			hw-caps-temp-alert;
		};
762

763 764 765 766 767 768 769 770 771 772
		omap_control_usb2phy: control-phy@4a002300 {
			compatible = "ti,control-phy-usb2";
			reg = <0x4a002300 0x4>;
			reg-names = "power";
		};

		omap_control_usb3phy: control-phy@4a002370 {
			compatible = "ti,control-phy-pipe3";
			reg = <0x4a002370 0x4>;
			reg-names = "power";
773
		};
774

775
		usb3: omap_dwc3@4a020000 {
776 777
			compatible = "ti,dwc3";
			ti,hwmods = "usb_otg_ss";
778
			reg = <0x4a020000 0x10000>;
779
			interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
780 781 782 783 784
			#address-cells = <1>;
			#size-cells = <1>;
			utmi-mode = <2>;
			ranges;
			dwc3@4a030000 {
785
				compatible = "snps,dwc3";
786
				reg = <0x4a030000 0x10000>;
787
				interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
788 789
				phys = <&usb2_phy>, <&usb3_phy>;
				phy-names = "usb2-phy", "usb3-phy";
790
				dr_mode = "peripheral";
791 792 793 794
				tx-fifo-resize;
			};
		};

795
		ocp2scp@4a080000 {
796 797 798
			compatible = "ti,omap-ocp2scp";
			#address-cells = <1>;
			#size-cells = <1>;
799
			reg = <0x4a080000 0x20>;
800 801
			ranges;
			ti,hwmods = "ocp2scp1";
802 803 804
			usb2_phy: usb2phy@4a084000 {
				compatible = "ti,omap-usb2";
				reg = <0x4a084000 0x7c>;
805
				ctrl-module = <&omap_control_usb2phy>;
806
				#phy-cells = <0>;
807 808 809 810 811 812 813 814
			};

			usb3_phy: usb3phy@4a084400 {
				compatible = "ti,omap-usb3";
				reg = <0x4a084400 0x80>,
				      <0x4a084800 0x64>,
				      <0x4a084c00 0x40>;
				reg-names = "phy_rx", "phy_tx", "pll_ctrl";
815
				ctrl-module = <&omap_control_usb3phy>;
816 817 818 819 820 821
				clocks = <&usb_phy_cm_clk32k>,
					 <&sys_clkin>,
					 <&usb_otg_ss_refclk960m>;
				clock-names =	"wkupclk",
						"sysclk",
						"refclk";
822
				#phy-cells = <0>;
823
			};
824
		};
825 826 827 828 829 830 831 832 833 834 835 836 837 838 839

		usbhstll: usbhstll@4a062000 {
			compatible = "ti,usbhs-tll";
			reg = <0x4a062000 0x1000>;
			interrupts = <GIC_SPI 78 IRQ_TYPE_LEVEL_HIGH>;
			ti,hwmods = "usb_tll_hs";
		};

		usbhshost: usbhshost@4a064000 {
			compatible = "ti,usbhs-host";
			reg = <0x4a064000 0x800>;
			ti,hwmods = "usb_host_hs";
			#address-cells = <1>;
			#size-cells = <1>;
			ranges;
840 841 842 843 844 845
			clocks = <&l3init_60m_fclk>,
				 <&xclk60mhsp1_ck>,
				 <&xclk60mhsp2_ck>;
			clock-names = "refclk_60m_int",
				      "refclk_60m_ext_p1",
				      "refclk_60m_ext_p2";
846 847

			usbhsohci: ohci@4a064800 {
848
				compatible = "ti,ohci-omap3";
849 850 851 852 853 854
				reg = <0x4a064800 0x400>;
				interrupt-parent = <&gic>;
				interrupts = <GIC_SPI 76 IRQ_TYPE_LEVEL_HIGH>;
			};

			usbhsehci: ehci@4a064c00 {
855
				compatible = "ti,ehci-omap";
856 857 858 859 860
				reg = <0x4a064c00 0x400>;
				interrupt-parent = <&gic>;
				interrupts = <GIC_SPI 77 IRQ_TYPE_LEVEL_HIGH>;
			};
		};
861

862
		bandgap: bandgap@4a0021e0 {
863 864 865 866 867 868
			reg = <0x4a0021e0 0xc
			       0x4a00232c 0xc
			       0x4a002380 0x2c
			       0x4a0023C0 0x3c>;
			interrupts = <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>;
			compatible = "ti,omap5430-bandgap";
869 870

			#thermal-sensor-cells = <1>;
871
		};
872 873
	};
};
T
Tero Kristo 已提交
874 875

/include/ "omap54xx-clocks.dtsi"