em28xx-core.c 33.7 KB
Newer Older
1
/*
2
   em28xx-core.c - driver for Empia EM2800/EM2820/2840 USB video capture devices
3

4 5
   Copyright (C) 2005 Ludovico Cavedon <cavedon@sssup.it>
		      Markus Rechberger <mrechberger@gmail.com>
6
		      Mauro Carvalho Chehab <mchehab@infradead.org>
7
		      Sascha Sommer <saschasommer@freenet.de>
8
   Copyright (C) 2012 Frank Schäfer <fschaefer.oss@googlemail.com>
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27

   This program is free software; you can redistribute it and/or modify
   it under the terms of the GNU General Public License as published by
   the Free Software Foundation; either version 2 of the License, or
   (at your option) any later version.

   This program is distributed in the hope that it will be useful,
   but WITHOUT ANY WARRANTY; without even the implied warranty of
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
   GNU General Public License for more details.

   You should have received a copy of the GNU General Public License
   along with this program; if not, write to the Free Software
   Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 */

#include <linux/init.h>
#include <linux/list.h>
#include <linux/module.h>
28
#include <linux/slab.h>
29 30
#include <linux/usb.h>
#include <linux/vmalloc.h>
31
#include <sound/ac97_codec.h>
32
#include <media/v4l2-common.h>
33

34
#include "em28xx.h"
35 36 37

/* #define ENABLE_DEBUG_ISOC_FRAMES */

38
static unsigned int core_debug;
39 40
module_param(core_debug, int, 0644);
MODULE_PARM_DESC(core_debug, "enable debug messages [core]");
41

42
#define em28xx_coredbg(fmt, arg...) do {\
43 44
	if (core_debug) \
		printk(KERN_INFO "%s %s :"fmt, \
45
			 dev->name, __func__ , ##arg); } while (0)
46

47
static unsigned int reg_debug;
48 49
module_param(reg_debug, int, 0644);
MODULE_PARM_DESC(reg_debug, "enable debug messages [URB reg]");
50

51
#define em28xx_regdbg(fmt, arg...) do {\
52 53
	if (reg_debug) \
		printk(KERN_INFO "%s %s :"fmt, \
54
			 dev->name, __func__ , ##arg); } while (0)
55

56
static int alt;
57 58 59
module_param(alt, int, 0644);
MODULE_PARM_DESC(alt, "alternate setting to use for video endpoint");

60 61 62 63
static unsigned int disable_vbi;
module_param(disable_vbi, int, 0644);
MODULE_PARM_DESC(disable_vbi, "disable vbi support");

64 65 66 67 68 69
/* FIXME */
#define em28xx_isocdbg(fmt, arg...) do {\
	if (core_debug) \
		printk(KERN_INFO "%s %s :"fmt, \
			 dev->name, __func__ , ##arg); } while (0)

70
/*
71
 * em28xx_read_reg_req()
72 73
 * reads data from the usb device specifying bRequest
 */
74
int em28xx_read_reg_req_len(struct em28xx *dev, u8 req, u16 reg,
75 76
				   char *buf, int len)
{
77 78
	int ret;
	int pipe = usb_rcvctrlpipe(dev->udev, 0);
79

80
	if (dev->disconnected)
81 82 83 84
		return -ENODEV;

	if (len > URB_MAX_CTRL_SIZE)
		return -EINVAL;
85

86
	if (reg_debug) {
87
		printk(KERN_DEBUG "(pipe 0x%08x): "
88 89 90 91 92 93 94
			"IN:  %02x %02x %02x %02x %02x %02x %02x %02x ",
			pipe,
			USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
			req, 0, 0,
			reg & 0xff, reg >> 8,
			len & 0xff, len >> 8);
	}
95

96
	mutex_lock(&dev->ctrl_urb_lock);
97
	ret = usb_control_msg(dev->udev, pipe, req,
98
			      USB_DIR_IN | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
99 100 101 102
			      0x0000, reg, dev->urb_buf, len, HZ);
	if (ret < 0) {
		if (reg_debug)
			printk(" failed!\n");
103
		mutex_unlock(&dev->ctrl_urb_lock);
104
		return usb_translate_errors(ret);
105 106 107 108
	}

	if (len)
		memcpy(buf, dev->urb_buf, len);
109

110 111
	mutex_unlock(&dev->ctrl_urb_lock);

112
	if (reg_debug) {
113 114 115
		int byte;

		printk("<<<");
116
		for (byte = 0; byte < len; byte++)
117 118
			printk(" %02x", (unsigned char)buf[byte]);
		printk("\n");
119 120 121 122 123 124
	}

	return ret;
}

/*
125
 * em28xx_read_reg_req()
126 127
 * reads data from the usb device specifying bRequest
 */
128
int em28xx_read_reg_req(struct em28xx *dev, u8 req, u16 reg)
129 130
{
	int ret;
131
	u8 val;
132

133 134
	ret = em28xx_read_reg_req_len(dev, req, reg, &val, 1);
	if (ret < 0)
135
		return ret;
136 137 138 139

	return val;
}

140
int em28xx_read_reg(struct em28xx *dev, u16 reg)
141
{
142
	return em28xx_read_reg_req(dev, USB_REQ_GET_STATUS, reg);
143
}
144
EXPORT_SYMBOL_GPL(em28xx_read_reg);
145 146

/*
147
 * em28xx_write_regs_req()
148 149
 * sends data to the usb device, specifying bRequest
 */
150
int em28xx_write_regs_req(struct em28xx *dev, u8 req, u16 reg, char *buf,
151 152 153
				 int len)
{
	int ret;
154
	int pipe = usb_sndctrlpipe(dev->udev, 0);
155

156
	if (dev->disconnected)
157 158
		return -ENODEV;

159
	if ((len < 1) || (len > URB_MAX_CTRL_SIZE))
160
		return -EINVAL;
161

162
	if (reg_debug) {
163 164
		int byte;

165
		printk(KERN_DEBUG "(pipe 0x%08x): "
166 167 168 169 170 171 172 173 174
			"OUT: %02x %02x %02x %02x %02x %02x %02x %02x >>>",
			pipe,
			USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
			req, 0, 0,
			reg & 0xff, reg >> 8,
			len & 0xff, len >> 8);

		for (byte = 0; byte < len; byte++)
			printk(" %02x", (unsigned char)buf[byte]);
175
		printk("\n");
176 177
	}

178
	mutex_lock(&dev->ctrl_urb_lock);
179
	memcpy(dev->urb_buf, buf, len);
180
	ret = usb_control_msg(dev->udev, pipe, req,
181
			      USB_DIR_OUT | USB_TYPE_VENDOR | USB_RECIP_DEVICE,
182
			      0x0000, reg, dev->urb_buf, len, HZ);
183
	mutex_unlock(&dev->ctrl_urb_lock);
184

185 186 187
	if (ret < 0)
		return usb_translate_errors(ret);

188 189 190
	if (dev->wait_after_write)
		msleep(dev->wait_after_write);

191 192 193
	return ret;
}

194
int em28xx_write_regs(struct em28xx *dev, u16 reg, char *buf, int len)
195
{
196
	return em28xx_write_regs_req(dev, USB_REQ_GET_STATUS, reg, buf, len);
197
}
198
EXPORT_SYMBOL_GPL(em28xx_write_regs);
199

200 201 202 203 204
/* Write a single register */
int em28xx_write_reg(struct em28xx *dev, u16 reg, u8 val)
{
	return em28xx_write_regs(dev, reg, &val, 1);
}
205
EXPORT_SYMBOL_GPL(em28xx_write_reg);
206

207
/*
208
 * em28xx_write_reg_bits()
209 210 211
 * sets only some bits (specified by bitmask) of a register, by first reading
 * the actual value
 */
212
int em28xx_write_reg_bits(struct em28xx *dev, u16 reg, u8 val,
213 214 215 216
				 u8 bitmask)
{
	int oldval;
	u8 newval;
217

218
	oldval = em28xx_read_reg(dev, reg);
219
	if (oldval < 0)
220
		return oldval;
221

222
	newval = (((u8) oldval) & ~bitmask) | (val & bitmask);
223

224
	return em28xx_write_regs(dev, reg, &newval, 1);
225
}
226
EXPORT_SYMBOL_GPL(em28xx_write_reg_bits);
227

228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253
/*
 * em28xx_is_ac97_ready()
 * Checks if ac97 is ready
 */
static int em28xx_is_ac97_ready(struct em28xx *dev)
{
	int ret, i;

	/* Wait up to 50 ms for AC97 command to complete */
	for (i = 0; i < 10; i++, msleep(5)) {
		ret = em28xx_read_reg(dev, EM28XX_R43_AC97BUSY);
		if (ret < 0)
			return ret;

		if (!(ret & 0x01))
			return 0;
	}

	em28xx_warn("AC97 command still being executed: not handled properly!\n");
	return -EBUSY;
}

/*
 * em28xx_read_ac97()
 * write a 16 bit value to the specified AC97 address (LSB first!)
 */
254
int em28xx_read_ac97(struct em28xx *dev, u8 reg)
255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274
{
	int ret;
	u8 addr = (reg & 0x7f) | 0x80;
	u16 val;

	ret = em28xx_is_ac97_ready(dev);
	if (ret < 0)
		return ret;

	ret = em28xx_write_regs(dev, EM28XX_R42_AC97ADDR, &addr, 1);
	if (ret < 0)
		return ret;

	ret = dev->em28xx_read_reg_req_len(dev, 0, EM28XX_R40_AC97LSB,
					   (u8 *)&val, sizeof(val));

	if (ret < 0)
		return ret;
	return le16_to_cpu(val);
}
275
EXPORT_SYMBOL_GPL(em28xx_read_ac97);
276

277
/*
278
 * em28xx_write_ac97()
279 280
 * write a 16 bit value to the specified AC97 address (LSB first!)
 */
281
int em28xx_write_ac97(struct em28xx *dev, u8 reg, u16 val)
282
{
283
	int ret;
284
	u8 addr = reg & 0x7f;
285 286 287 288 289 290 291
	__le16 value;

	value = cpu_to_le16(val);

	ret = em28xx_is_ac97_ready(dev);
	if (ret < 0)
		return ret;
292

293
	ret = em28xx_write_regs(dev, EM28XX_R40_AC97LSB, (u8 *) &value, 2);
294
	if (ret < 0)
295
		return ret;
296

297
	ret = em28xx_write_regs(dev, EM28XX_R42_AC97ADDR, &addr, 1);
298
	if (ret < 0)
299
		return ret;
300

301 302
	return 0;
}
303
EXPORT_SYMBOL_GPL(em28xx_write_ac97);
304

305
struct em28xx_vol_itable {
306
	enum em28xx_amux mux;
307 308 309
	u8		 reg;
};

310
static struct em28xx_vol_itable inputs[] = {
311 312 313 314 315 316 317
	{ EM28XX_AMUX_VIDEO,	AC97_VIDEO	},
	{ EM28XX_AMUX_LINE_IN,	AC97_LINE	},
	{ EM28XX_AMUX_PHONE,	AC97_PHONE	},
	{ EM28XX_AMUX_MIC,	AC97_MIC	},
	{ EM28XX_AMUX_CD,	AC97_CD		},
	{ EM28XX_AMUX_AUX,	AC97_AUX	},
	{ EM28XX_AMUX_PCM_OUT,	AC97_PCM	},
318 319 320
};

static int set_ac97_input(struct em28xx *dev)
321
{
322 323
	int ret, i;
	enum em28xx_amux amux = dev->ctl_ainput;
324

325 326 327 328
	/* EM28XX_AMUX_VIDEO2 is a special case used to indicate that
	   em28xx should point to LINE IN, while AC97 should use VIDEO
	 */
	if (amux == EM28XX_AMUX_VIDEO2)
329
		amux = EM28XX_AMUX_VIDEO;
330

331 332
	/* Mute all entres but the one that were selected */
	for (i = 0; i < ARRAY_SIZE(inputs); i++) {
333
		if (amux == inputs[i].mux)
334 335 336
			ret = em28xx_write_ac97(dev, inputs[i].reg, 0x0808);
		else
			ret = em28xx_write_ac97(dev, inputs[i].reg, 0x8000);
337

338 339 340 341 342
		if (ret < 0)
			em28xx_warn("couldn't setup AC97 register %d\n",
				     inputs[i].reg);
	}
	return 0;
343 344
}

345
static int em28xx_set_audio_source(struct em28xx *dev)
346
{
347
	int ret;
348 349
	u8 input;

350
	if (dev->board.is_em2800) {
351
		if (dev->ctl_ainput == EM28XX_AMUX_VIDEO)
352
			input = EM2800_AUDIO_SRC_TUNER;
353 354
		else
			input = EM2800_AUDIO_SRC_LINE;
355

356
		ret = em28xx_write_regs(dev, EM2800_R08_AUDIOSRC, &input, 1);
357 358 359 360
		if (ret < 0)
			return ret;
	}

361
	if (dev->board.has_msp34xx)
362 363 364 365 366 367
		input = EM28XX_AUDIO_SRC_TUNER;
	else {
		switch (dev->ctl_ainput) {
		case EM28XX_AMUX_VIDEO:
			input = EM28XX_AUDIO_SRC_TUNER;
			break;
368
		default:
369 370 371 372 373
			input = EM28XX_AUDIO_SRC_LINE;
			break;
		}
	}

374 375 376 377 378
	if (dev->board.mute_gpio && dev->mute)
		em28xx_gpio_set(dev, dev->board.mute_gpio);
	else
		em28xx_gpio_set(dev, INPUT(dev->ctl_input)->gpio);

379
	ret = em28xx_write_reg_bits(dev, EM28XX_R0E_AUDIOSRC, input, 0xc0);
380 381
	if (ret < 0)
		return ret;
382
	msleep(5);
383

384 385 386
	switch (dev->audio_mode.ac97) {
	case EM28XX_NO_AC97:
		break;
387 388
	default:
		ret = set_ac97_input(dev);
389
	}
390

391
	return ret;
392 393
}

394 395 396 397 398 399
struct em28xx_vol_otable {
	enum em28xx_aout mux;
	u8		 reg;
};

static const struct em28xx_vol_otable outputs[] = {
400 401 402 403 404
	{ EM28XX_AOUT_MASTER, AC97_MASTER		},
	{ EM28XX_AOUT_LINE,   AC97_HEADPHONE		},
	{ EM28XX_AOUT_MONO,   AC97_MASTER_MONO		},
	{ EM28XX_AOUT_LFE,    AC97_CENTER_LFE_MASTER	},
	{ EM28XX_AOUT_SURR,   AC97_SURROUND_MASTER	},
405 406
};

407
int em28xx_audio_analog_set(struct em28xx *dev)
408
{
409
	int ret, i;
410
	u8 xclk;
411

412 413
	if (!dev->audio_mode.has_audio)
		return 0;
414

415 416 417
	/* It is assumed that all devices use master volume for output.
	   It would be possible to use also line output.
	 */
418
	if (dev->audio_mode.ac97 != EM28XX_NO_AC97) {
419 420
		/* Mute all outputs */
		for (i = 0; i < ARRAY_SIZE(outputs); i++) {
421
			ret = em28xx_write_ac97(dev, outputs[i].reg, 0x8000);
422 423
			if (ret < 0)
				em28xx_warn("couldn't setup AC97 register %d\n",
424
				     outputs[i].reg);
425
		}
426
	}
427

428
	xclk = dev->board.xclk & 0x7f;
429
	if (!dev->mute)
430
		xclk |= EM28XX_XCLK_AUDIO_UNMUTE;
431

432
	ret = em28xx_write_reg(dev, EM28XX_R0F_XCLK, xclk);
433 434
	if (ret < 0)
		return ret;
435
	msleep(10);
436 437 438

	/* Selects the proper audio input */
	ret = em28xx_set_audio_source(dev);
439

440 441 442 443
	/* Sets volume */
	if (dev->audio_mode.ac97 != EM28XX_NO_AC97) {
		int vol;

444 445 446
		em28xx_write_ac97(dev, AC97_POWERDOWN, 0x4200);
		em28xx_write_ac97(dev, AC97_EXTENDED_STATUS, 0x0031);
		em28xx_write_ac97(dev, AC97_PCM_LR_ADC_RATE, 0xbb80);
447

448 449 450 451 452 453 454 455
		/* LSB: left channel - both channels with the same level */
		vol = (0x1f - dev->volume) | ((0x1f - dev->volume) << 8);

		/* Mute device, if needed */
		if (dev->mute)
			vol |= 0x8000;

		/* Sets volume */
456 457 458 459 460 461 462 463
		for (i = 0; i < ARRAY_SIZE(outputs); i++) {
			if (dev->ctl_aoutput & outputs[i].mux)
				ret = em28xx_write_ac97(dev, outputs[i].reg,
							vol);
			if (ret < 0)
				em28xx_warn("couldn't setup AC97 register %d\n",
				     outputs[i].reg);
		}
464 465 466 467

		if (dev->ctl_aoutput & EM28XX_AOUT_PCM_IN) {
			int sel = ac97_return_record_select(dev->ctl_aoutput);

468 469
			/* Use the same input for both left and right
			   channels */
470 471
			sel |= (sel << 8);

472
			em28xx_write_ac97(dev, AC97_REC_SEL, sel);
473
		}
474
	}
475

476 477 478
	return ret;
}
EXPORT_SYMBOL_GPL(em28xx_audio_analog_set);
479

480 481 482
int em28xx_audio_setup(struct em28xx *dev)
{
	int vid1, vid2, feat, cfg;
483
	u32 vid;
484

485 486
	if (dev->chip_id == CHIP_ID_EM2870 || dev->chip_id == CHIP_ID_EM2874
		|| dev->chip_id == CHIP_ID_EM28174) {
487
		/* Digital only device - don't load any alsa module */
488 489 490
		dev->audio_mode.has_audio = false;
		dev->has_audio_class = false;
		dev->has_alsa_audio = false;
491 492 493
		return 0;
	}

494
	dev->audio_mode.has_audio = true;
495 496 497

	/* See how this device is configured */
	cfg = em28xx_read_reg(dev, EM28XX_R00_CHIPCFG);
498 499 500
	em28xx_info("Config register raw data: 0x%02x\n", cfg);
	if (cfg < 0) {
		/* Register read error?  */
501
		cfg = EM28XX_CHIPCFG_AC97; /* Be conservative */
502 503
	} else if ((cfg & EM28XX_CHIPCFG_AUDIOMASK) == 0x00) {
		/* The device doesn't have vendor audio at all */
504 505
		dev->has_alsa_audio = false;
		dev->audio_mode.has_audio = false;
506 507 508
		return 0;
	} else if ((cfg & EM28XX_CHIPCFG_AUDIOMASK) ==
		   EM28XX_CHIPCFG_I2S_3_SAMPRATES) {
509 510
		em28xx_info("I2S Audio (3 sample rates)\n");
		dev->audio_mode.i2s_3rates = 1;
511 512
	} else if ((cfg & EM28XX_CHIPCFG_AUDIOMASK) ==
		   EM28XX_CHIPCFG_I2S_5_SAMPRATES) {
513 514 515 516
		em28xx_info("I2S Audio (5 sample rates)\n");
		dev->audio_mode.i2s_5rates = 1;
	}

517 518
	if ((cfg & EM28XX_CHIPCFG_AUDIOMASK) != EM28XX_CHIPCFG_AC97) {
		/* Skip the code that does AC97 vendor detection */
519 520 521 522 523 524 525 526
		dev->audio_mode.ac97 = EM28XX_NO_AC97;
		goto init_audio;
	}

	dev->audio_mode.ac97 = EM28XX_AC97_OTHER;

	vid1 = em28xx_read_ac97(dev, AC97_VENDOR_ID1);
	if (vid1 < 0) {
527 528 529 530 531
		/*
		 * Device likely doesn't support AC97
		 * Note: (some) em2800 devices without eeprom reports 0x91 on
		 *	 CHIPCFG register, even not having an AC97 chip
		 */
532
		em28xx_warn("AC97 chip type couldn't be determined\n");
533
		dev->audio_mode.ac97 = EM28XX_NO_AC97;
534 535
		dev->has_alsa_audio = false;
		dev->audio_mode.has_audio = false;
536 537 538 539 540 541 542
		goto init_audio;
	}

	vid2 = em28xx_read_ac97(dev, AC97_VENDOR_ID2);
	if (vid2 < 0)
		goto init_audio;

543 544 545 546
	vid = vid1 << 16 | vid2;

	dev->audio_mode.ac97_vendor_id = vid;
	em28xx_warn("AC97 vendor ID = 0x%08x\n", vid);
547 548 549 550 551 552 553 554

	feat = em28xx_read_ac97(dev, AC97_RESET);
	if (feat < 0)
		goto init_audio;

	dev->audio_mode.ac97_feat = feat;
	em28xx_warn("AC97 features = 0x%04x\n", feat);

555
	/* Try to identify what audio processor we have */
556
	if (((vid == 0xffffffff) || (vid == 0x83847650)) && (feat == 0x6a90))
557
		dev->audio_mode.ac97 = EM28XX_AC97_EM202;
558 559
	else if ((vid >> 8) == 0x838476)
		dev->audio_mode.ac97 = EM28XX_AC97_SIGMATEL;
560 561 562 563 564 565 566 567 568 569

init_audio:
	/* Reports detected AC97 processor */
	switch (dev->audio_mode.ac97) {
	case EM28XX_NO_AC97:
		em28xx_info("No AC97 audio processor\n");
		break;
	case EM28XX_AC97_EM202:
		em28xx_info("Empia 202 AC97 audio processor detected\n");
		break;
570 571 572 573
	case EM28XX_AC97_SIGMATEL:
		em28xx_info("Sigmatel audio processor detected(stac 97%02x)\n",
			    dev->audio_mode.ac97_vendor_id & 0xff);
		break;
574 575 576 577 578 579 580 581 582 583 584
	case EM28XX_AC97_OTHER:
		em28xx_warn("Unknown AC97 audio processor detected!\n");
		break;
	default:
		break;
	}

	return em28xx_audio_analog_set(dev);
}
EXPORT_SYMBOL_GPL(em28xx_audio_setup);

585
int em28xx_colorlevels_set_default(struct em28xx *dev)
586
{
587 588 589 590 591 592
	em28xx_write_reg(dev, EM28XX_R20_YGAIN, CONTRAST_DEFAULT);
	em28xx_write_reg(dev, EM28XX_R21_YOFFSET, BRIGHTNESS_DEFAULT);
	em28xx_write_reg(dev, EM28XX_R22_UVGAIN, SATURATION_DEFAULT);
	em28xx_write_reg(dev, EM28XX_R23_UOFFSET, BLUE_BALANCE_DEFAULT);
	em28xx_write_reg(dev, EM28XX_R24_VOFFSET, RED_BALANCE_DEFAULT);
	em28xx_write_reg(dev, EM28XX_R25_SHARPNESS, SHARPNESS_DEFAULT);
593 594 595 596 597 598 599 600

	em28xx_write_reg(dev, EM28XX_R14_GAMMA, 0x20);
	em28xx_write_reg(dev, EM28XX_R15_RGAIN, 0x20);
	em28xx_write_reg(dev, EM28XX_R16_GGAIN, 0x20);
	em28xx_write_reg(dev, EM28XX_R17_BGAIN, 0x20);
	em28xx_write_reg(dev, EM28XX_R18_ROFFSET, 0x00);
	em28xx_write_reg(dev, EM28XX_R19_GOFFSET, 0x00);
	return em28xx_write_reg(dev, EM28XX_R1A_BOFFSET, 0x00);
601 602
}

603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618
const struct em28xx_led *em28xx_find_led(struct em28xx *dev,
					 enum em28xx_led_role role)
{
	if (dev->board.leds) {
		u8 k = 0;
		while (dev->board.leds[k].role >= 0 &&
			       dev->board.leds[k].role < EM28XX_NUM_LED_ROLES) {
			if (dev->board.leds[k].role == role)
				return &dev->board.leds[k];
			k++;
		}
	}
	return NULL;
}
EXPORT_SYMBOL_GPL(em28xx_find_led);

619
int em28xx_capture_start(struct em28xx *dev, int start)
620
{
621
	int rc;
622

623 624 625
	if (dev->chip_id == CHIP_ID_EM2874 ||
	    dev->chip_id == CHIP_ID_EM2884 ||
	    dev->chip_id == CHIP_ID_EM28174) {
626 627
		/* The Transport Stream Enable Register moved in em2874 */
		rc = em28xx_write_reg_bits(dev, EM2874_R5F_TS_ENABLE,
628 629
					   start ?
					       EM2874_TS1_CAPTURE_ENABLE : 0x00,
630
					   EM2874_TS1_CAPTURE_ENABLE);
631 632 633 634 635 636 637
	} else {
		/* FIXME: which is the best order? */
		/* video registers are sampled by VREF */
		rc = em28xx_write_reg_bits(dev, EM28XX_R0C_USBSUSP,
					   start ? 0x10 : 0x00, 0x10);
		if (rc < 0)
			return rc;
638

639 640 641
		if (start) {
			if (dev->board.is_webcam)
				rc = em28xx_write_reg(dev, 0x13, 0x0c);
642

643 644
			/* Enable video capture */
			rc = em28xx_write_reg(dev, 0x48, 0x00);
645

646 647 648 649 650 651
			if (dev->mode == EM28XX_ANALOG_MODE)
				rc = em28xx_write_reg(dev,
						    EM28XX_R12_VINENABLE, 0x67);
			else
				rc = em28xx_write_reg(dev,
						    EM28XX_R12_VINENABLE, 0x37);
652

653 654 655 656 657 658
			msleep(6);
		} else {
			/* disable video capture */
			rc = em28xx_write_reg(dev, EM28XX_R12_VINENABLE, 0x27);
		}
	}
659

660 661
	if (rc < 0)
		return rc;
662

663
	/* Switch (explicitly controlled) analog capturing LED on/off */
664 665 666 667 668 669 670 671
	if (dev->mode == EM28XX_ANALOG_MODE) {
		const struct em28xx_led *led;
		led = em28xx_find_led(dev, EM28XX_LED_ANALOG_CAPTURING);
		if (led)
			em28xx_write_reg_bits(dev, led->gpio_reg,
					      (!start ^ led->inverted) ?
					      ~led->gpio_mask : led->gpio_mask,
					      led->gpio_mask);
672
	}
673 674

	return rc;
675 676
}

677 678 679 680 681 682
int em28xx_vbi_supported(struct em28xx *dev)
{
	/* Modprobe option to manually disable */
	if (disable_vbi == 1)
		return 0;

683 684 685 686 687
	if (dev->board.is_webcam)
		return 0;

	/* FIXME: check subdevices for VBI support */

688 689 690 691 692 693 694 695
	if (dev->chip_id == CHIP_ID_EM2860 ||
	    dev->chip_id == CHIP_ID_EM2883)
		return 1;

	/* Version of em28xx that does not support VBI */
	return 0;
}

696
int em28xx_set_outfmt(struct em28xx *dev)
697
{
698
	int ret;
699 700 701 702 703 704 705 706 707 708 709 710 711 712 713
	u8 fmt, vinctrl;

	fmt = dev->format->reg;
	if (!dev->is_em25xx)
		fmt |= 0x20;
	/*
	 * NOTE: it's not clear if this is really needed !
	 * The datasheets say bit 5 is a reserved bit and devices seem to work
	 * fine without it. But the Windows driver sets it for em2710/50+em28xx
	 * devices and we've always been setting it, too.
	 *
	 * em2765 (em25xx, em276x/7x/8x) devices do NOT work with this bit set,
	 * it's likely used for an additional (compressed ?) format there.
	 */
	ret = em28xx_write_reg(dev, EM28XX_R27_OUTFMT, fmt);
714
	if (ret < 0)
715
		return ret;
716

717
	ret = em28xx_write_reg(dev, EM28XX_R10_VINMODE, dev->vinmode);
718 719 720
	if (ret < 0)
		return ret;

721 722 723 724
	vinctrl = dev->vinctl;
	if (em28xx_vbi_supported(dev) == 1) {
		vinctrl |= EM28XX_VINCTRL_VBI_RAW;
		em28xx_write_reg(dev, EM28XX_R34_VBI_START_H, 0x00);
725 726 727 728 729 730 731 732 733
		em28xx_write_reg(dev, EM28XX_R36_VBI_WIDTH, dev->vbi_width/4);
		em28xx_write_reg(dev, EM28XX_R37_VBI_HEIGHT, dev->vbi_height);
		if (dev->norm & V4L2_STD_525_60) {
			/* NTSC */
			em28xx_write_reg(dev, EM28XX_R35_VBI_START_V, 0x09);
		} else if (dev->norm & V4L2_STD_625_50) {
			/* PAL */
			em28xx_write_reg(dev, EM28XX_R35_VBI_START_V, 0x07);
		}
734 735 736
	}

	return em28xx_write_reg(dev, EM28XX_R11_VINCTRL, vinctrl);
737 738
}

739 740
static int em28xx_accumulator_set(struct em28xx *dev, u8 xmin, u8 xmax,
				  u8 ymin, u8 ymax)
741
{
742 743
	em28xx_coredbg("em28xx Scale: (%d,%d)-(%d,%d)\n",
			xmin, ymin, xmax, ymax);
744

745 746 747 748
	em28xx_write_regs(dev, EM28XX_R28_XMIN, &xmin, 1);
	em28xx_write_regs(dev, EM28XX_R29_XMAX, &xmax, 1);
	em28xx_write_regs(dev, EM28XX_R2A_YMIN, &ymin, 1);
	return em28xx_write_regs(dev, EM28XX_R2B_YMAX, &ymax, 1);
749 750
}

751
static void em28xx_capture_area_set(struct em28xx *dev, u8 hstart, u8 vstart,
752 753
				   u16 width, u16 height)
{
754 755 756 757
	u8 cwidth = width >> 2;
	u8 cheight = height >> 2;
	u8 overflow = (height >> 9 & 0x02) | (width >> 10 & 0x01);
	/* NOTE: size limit: 2047x1023 = 2MPix */
758

759 760 761 762
	em28xx_coredbg("capture area set to (%d,%d): %dx%d\n",
		       hstart, vstart,
		       ((overflow & 2) << 9 | cwidth << 2),
		       ((overflow & 1) << 10 | cheight << 2));
763

764 765 766 767
	em28xx_write_regs(dev, EM28XX_R1C_HSTART, &hstart, 1);
	em28xx_write_regs(dev, EM28XX_R1D_VSTART, &vstart, 1);
	em28xx_write_regs(dev, EM28XX_R1E_CWIDTH, &cwidth, 1);
	em28xx_write_regs(dev, EM28XX_R1F_CHEIGHT, &cheight, 1);
768
	em28xx_write_regs(dev, EM28XX_R1B_OFLOW, &overflow, 1);
769 770 771 772 773 774 775

	/* FIXME: function/meaning of these registers ? */
	/* FIXME: align width+height to multiples of 4 ?! */
	if (dev->is_em25xx) {
		em28xx_write_reg(dev, 0x34, width >> 4);
		em28xx_write_reg(dev, 0x35, height >> 4);
	}
776 777
}

778
static int em28xx_scaler_set(struct em28xx *dev, u16 h, u16 v)
779
{
780 781
	u8 mode;
	/* the em2800 scaler only supports scaling down to 50% */
782

783
	if (dev->board.is_em2800) {
784
		mode = (v ? 0x20 : 0x00) | (h ? 0x10 : 0x00);
785
	} else {
786
		u8 buf[2];
787

788 789
		buf[0] = h;
		buf[1] = h >> 8;
790
		em28xx_write_regs(dev, EM28XX_R30_HSCALELOW, (char *)buf, 2);
791

792 793
		buf[0] = v;
		buf[1] = v >> 8;
794
		em28xx_write_regs(dev, EM28XX_R32_VSCALELOW, (char *)buf, 2);
795 796
		/* it seems that both H and V scalers must be active
		   to work correctly */
797
		mode = (h || v) ? 0x30 : 0x00;
798
	}
799
	return em28xx_write_reg_bits(dev, EM28XX_R26_COMPR, mode, 0x30);
800 801 802
}

/* FIXME: this only function read values from dev */
803
int em28xx_resolution_set(struct em28xx *dev)
804 805 806
{
	int width, height;
	width = norm_maxw(dev);
807 808
	height = norm_maxh(dev);

809 810 811 812 813 814 815
	/* Properly setup VBI */
	dev->vbi_width = 720;
	if (dev->norm & V4L2_STD_525_60)
		dev->vbi_height = 12;
	else
		dev->vbi_height = 18;

816
	em28xx_set_outfmt(dev);
817

818
	em28xx_accumulator_set(dev, 1, (width - 4) >> 2, 1, (height - 4) >> 2);
819

820 821 822 823 824 825 826
	/* If we don't set the start position to 2 in VBI mode, we end up
	   with line 20/21 being YUYV encoded instead of being in 8-bit
	   greyscale.  The core of the issue is that line 21 (and line 23 for
	   PAL WSS) are inside of active video region, and as a result they
	   get the pixelformatting associated with that area.  So by cropping
	   it out, we end up with the same format as the rest of the VBI
	   region */
827
	if (em28xx_vbi_supported(dev) == 1)
828
		em28xx_capture_area_set(dev, 0, 2, width, height);
829
	else
830
		em28xx_capture_area_set(dev, 0, 0, width, height);
831

832
	return em28xx_scaler_set(dev, dev->hscale, dev->vscale);
833 834
}

835
/* Set USB alternate setting for analog video */
836
int em28xx_set_alternate(struct em28xx *dev)
837
{
838
	int errCode;
839
	int i;
840
	unsigned int min_pkt_size = dev->width * 2 + 4;
841

842
	/* NOTE: for isoc transfers, only alt settings > 0 are allowed
843
		 bulk transfers seem to work only with alt=0 ! */
844 845
	dev->alt = 0;
	if ((alt > 0) && (alt < dev->num_alt)) {
846 847 848 849
		em28xx_coredbg("alternate forced to %d\n", dev->alt);
		dev->alt = alt;
		goto set_alt;
	}
850 851
	if (dev->analog_xfer_bulk)
		goto set_alt;
852

853
	/* When image size is bigger than a certain value,
854 855 856
	   the frame size should be increased, otherwise, only
	   green screen will be received.
	 */
857
	if (dev->width * 2 * dev->height > 720 * 240 * 2)
858 859
		min_pkt_size *= 2;

860 861
	for (i = 0; i < dev->num_alt; i++) {
		/* stop when the selected alt setting offers enough bandwidth */
862
		if (dev->alt_max_pkt_size_isoc[i] >= min_pkt_size) {
863
			dev->alt = i;
864
			break;
865 866 867
		/* otherwise make sure that we end up with the maximum bandwidth
		   because the min_pkt_size equation might be wrong...
		*/
868 869
		} else if (dev->alt_max_pkt_size_isoc[i] >
			   dev->alt_max_pkt_size_isoc[dev->alt])
870 871
			dev->alt = i;
	}
872

873
set_alt:
874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893
	/* NOTE: for bulk transfers, we need to call usb_set_interface()
	 * even if the previous settings were the same. Otherwise streaming
	 * fails with all urbs having status = -EOVERFLOW ! */
	if (dev->analog_xfer_bulk) {
		dev->max_pkt_size = 512; /* USB 2.0 spec */
		dev->packet_multiplier = EM28XX_BULK_PACKET_MULTIPLIER;
	} else { /* isoc */
		em28xx_coredbg("minimum isoc packet size: %u (alt=%d)\n",
			       min_pkt_size, dev->alt);
		dev->max_pkt_size =
				  dev->alt_max_pkt_size_isoc[dev->alt];
		dev->packet_multiplier = EM28XX_NUM_ISOC_PACKETS;
	}
	em28xx_coredbg("setting alternate %d with wMaxPacketSize=%u\n",
		       dev->alt, dev->max_pkt_size);
	errCode = usb_set_interface(dev->udev, 0, dev->alt);
	if (errCode < 0) {
		em28xx_errdev("cannot change alternate number to %d (error=%i)\n",
			      dev->alt, errCode);
		return errCode;
894 895 896
	}
	return 0;
}
897

898 899 900 901 902 903 904
int em28xx_gpio_set(struct em28xx *dev, struct em28xx_reg_seq *gpio)
{
	int rc = 0;

	if (!gpio)
		return rc;

905 906 907 908 909 910 911 912
	if (dev->mode != EM28XX_SUSPEND) {
		em28xx_write_reg(dev, 0x48, 0x00);
		if (dev->mode == EM28XX_ANALOG_MODE)
			em28xx_write_reg(dev, EM28XX_R12_VINENABLE, 0x67);
		else
			em28xx_write_reg(dev, EM28XX_R12_VINENABLE, 0x37);
		msleep(6);
	}
913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930

	/* Send GPIO reset sequences specified at board entry */
	while (gpio->sleep >= 0) {
		if (gpio->reg >= 0) {
			rc = em28xx_write_reg_bits(dev,
						   gpio->reg,
						   gpio->val,
						   gpio->mask);
			if (rc < 0)
				return rc;
		}
		if (gpio->sleep > 0)
			msleep(gpio->sleep);

		gpio++;
	}
	return rc;
}
931
EXPORT_SYMBOL_GPL(em28xx_gpio_set);
932 933 934 935 936 937

int em28xx_set_mode(struct em28xx *dev, enum em28xx_mode set_mode)
{
	if (dev->mode == set_mode)
		return 0;

938
	if (set_mode == EM28XX_SUSPEND) {
939
		dev->mode = set_mode;
940 941 942 943

		/* FIXME: add suspend support for ac97 */

		return em28xx_gpio_set(dev, dev->board.suspend_gpio);
944 945 946 947 948
	}

	dev->mode = set_mode;

	if (dev->mode == EM28XX_DIGITAL_MODE)
949
		return em28xx_gpio_set(dev, dev->board.dvb_gpio);
950
	else
951
		return em28xx_gpio_set(dev, INPUT(dev->ctl_input)->gpio);
952 953 954
}
EXPORT_SYMBOL_GPL(em28xx_set_mode);

955 956 957 958 959
/* ------------------------------------------------------------------
	URB control
   ------------------------------------------------------------------*/

/*
960
 * URB completion handler for isoc/bulk transfers
961 962 963
 */
static void em28xx_irq_callback(struct urb *urb)
{
964
	struct em28xx *dev = urb->context;
965
	int i;
966

967 968 969 970 971 972 973 974 975 976 977 978 979
	switch (urb->status) {
	case 0:             /* success */
	case -ETIMEDOUT:    /* NAK */
		break;
	case -ECONNRESET:   /* kill */
	case -ENOENT:
	case -ESHUTDOWN:
		return;
	default:            /* error */
		em28xx_isocdbg("urb completition error %d.\n", urb->status);
		break;
	}

980 981
	/* Copy data from URB */
	spin_lock(&dev->slock);
982
	dev->usb_ctl.urb_data_copy(dev, urb);
983 984 985 986
	spin_unlock(&dev->slock);

	/* Reset urb buffers */
	for (i = 0; i < urb->number_of_packets; i++) {
987
		/* isoc only (bulk: number_of_packets = 0) */
988 989 990 991 992 993 994
		urb->iso_frame_desc[i].status = 0;
		urb->iso_frame_desc[i].actual_length = 0;
	}
	urb->status = 0;

	urb->status = usb_submit_urb(urb, GFP_ATOMIC);
	if (urb->status) {
995 996
		em28xx_isocdbg("urb resubmit failed (error=%i)\n",
			       urb->status);
997 998 999 1000 1001 1002
	}
}

/*
 * Stop and Deallocate URBs
 */
1003
void em28xx_uninit_usb_xfer(struct em28xx *dev, enum em28xx_mode mode)
1004 1005
{
	struct urb *urb;
1006
	struct em28xx_usb_bufs *usb_bufs;
1007 1008
	int i;

1009 1010
	em28xx_isocdbg("em28xx: called em28xx_uninit_usb_xfer in mode %d\n",
		       mode);
1011 1012

	if (mode == EM28XX_DIGITAL_MODE)
1013
		usb_bufs = &dev->usb_ctl.digital_bufs;
1014
	else
1015
		usb_bufs = &dev->usb_ctl.analog_bufs;
1016

1017 1018
	for (i = 0; i < usb_bufs->num_bufs; i++) {
		urb = usb_bufs->urb[i];
1019
		if (urb) {
1020 1021 1022 1023 1024
			if (!irqs_disabled())
				usb_kill_urb(urb);
			else
				usb_unlink_urb(urb);

1025
			if (usb_bufs->transfer_buffer[i]) {
1026
				usb_free_coherent(dev->udev,
1027
					urb->transfer_buffer_length,
1028
					usb_bufs->transfer_buffer[i],
1029
					urb->transfer_dma);
1030 1031
			}
			usb_free_urb(urb);
1032
			usb_bufs->urb[i] = NULL;
1033
		}
1034
		usb_bufs->transfer_buffer[i] = NULL;
1035 1036
	}

1037 1038
	kfree(usb_bufs->urb);
	kfree(usb_bufs->transfer_buffer);
1039

1040 1041 1042
	usb_bufs->urb = NULL;
	usb_bufs->transfer_buffer = NULL;
	usb_bufs->num_bufs = 0;
1043 1044 1045

	em28xx_capture_start(dev, 0);
}
1046
EXPORT_SYMBOL_GPL(em28xx_uninit_usb_xfer);
1047

1048 1049 1050 1051 1052 1053 1054
/*
 * Stop URBs
 */
void em28xx_stop_urbs(struct em28xx *dev)
{
	int i;
	struct urb *urb;
1055
	struct em28xx_usb_bufs *isoc_bufs = &dev->usb_ctl.digital_bufs;
1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072

	em28xx_isocdbg("em28xx: called em28xx_stop_urbs\n");

	for (i = 0; i < isoc_bufs->num_bufs; i++) {
		urb = isoc_bufs->urb[i];
		if (urb) {
			if (!irqs_disabled())
				usb_kill_urb(urb);
			else
				usb_unlink_urb(urb);
		}
	}

	em28xx_capture_start(dev, 0);
}
EXPORT_SYMBOL_GPL(em28xx_stop_urbs);

1073
/*
1074
 * Allocate URBs
1075
 */
1076 1077
int em28xx_alloc_urbs(struct em28xx *dev, enum em28xx_mode mode, int xfer_bulk,
		      int num_bufs, int max_pkt_size, int packet_multiplier)
1078
{
1079
	struct em28xx_usb_bufs *usb_bufs;
1080 1081 1082 1083 1084
	int i;
	int sb_size, pipe;
	struct urb *urb;
	int j, k;

1085 1086
	em28xx_isocdbg("em28xx: called em28xx_alloc_isoc in mode %d\n", mode);

1087 1088 1089 1090 1091 1092 1093 1094 1095
	/* Check mode and if we have an endpoint for the selected
	   transfer type, select buffer				 */
	if (mode == EM28XX_DIGITAL_MODE) {
		if ((xfer_bulk && !dev->dvb_ep_bulk) ||
		    (!xfer_bulk && !dev->dvb_ep_isoc)) {
			em28xx_errdev("no endpoint for DVB mode and transfer type %d\n",
				      xfer_bulk > 0);
			return -EINVAL;
		}
1096
		usb_bufs = &dev->usb_ctl.digital_bufs;
1097 1098 1099 1100 1101 1102 1103
	} else if (mode == EM28XX_ANALOG_MODE) {
		if ((xfer_bulk && !dev->analog_ep_bulk) ||
		    (!xfer_bulk && !dev->analog_ep_isoc)) {
			em28xx_errdev("no endpoint for analog mode and transfer type %d\n",
				       xfer_bulk > 0);
			return -EINVAL;
		}
1104
		usb_bufs = &dev->usb_ctl.analog_bufs;
1105 1106 1107 1108
	} else {
		em28xx_errdev("invalid mode selected\n");
		return -EINVAL;
	}
1109 1110

	/* De-allocates all pending stuff */
1111
	em28xx_uninit_usb_xfer(dev, mode);
1112

1113
	usb_bufs->num_bufs = num_bufs;
1114

1115 1116
	usb_bufs->urb = kzalloc(sizeof(void *)*num_bufs,  GFP_KERNEL);
	if (!usb_bufs->urb) {
1117 1118 1119 1120
		em28xx_errdev("cannot alloc memory for usb buffers\n");
		return -ENOMEM;
	}

1121
	usb_bufs->transfer_buffer = kzalloc(sizeof(void *)*num_bufs,
1122
					     GFP_KERNEL);
1123
	if (!usb_bufs->transfer_buffer) {
1124
		em28xx_errdev("cannot allocate memory for usb transfer\n");
1125
		kfree(usb_bufs->urb);
1126 1127 1128
		return -ENOMEM;
	}

1129 1130 1131 1132 1133
	usb_bufs->max_pkt_size = max_pkt_size;
	if (xfer_bulk)
		usb_bufs->num_packets = 0;
	else
		usb_bufs->num_packets = packet_multiplier;
1134 1135
	dev->usb_ctl.vid_buf = NULL;
	dev->usb_ctl.vbi_buf = NULL;
1136

1137
	sb_size = packet_multiplier * usb_bufs->max_pkt_size;
1138 1139

	/* allocate urbs and transfer buffers */
1140 1141
	for (i = 0; i < usb_bufs->num_bufs; i++) {
		urb = usb_alloc_urb(usb_bufs->num_packets, GFP_KERNEL);
1142
		if (!urb) {
1143
			em28xx_err("cannot alloc usb_ctl.urb %i\n", i);
1144
			em28xx_uninit_usb_xfer(dev, mode);
1145 1146
			return -ENOMEM;
		}
1147
		usb_bufs->urb[i] = urb;
1148

1149
		usb_bufs->transfer_buffer[i] = usb_alloc_coherent(dev->udev,
1150
			sb_size, GFP_KERNEL, &urb->transfer_dma);
1151
		if (!usb_bufs->transfer_buffer[i]) {
1152 1153 1154
			em28xx_err("unable to allocate %i bytes for transfer"
					" buffer %i%s\n",
					sb_size, i,
1155
					in_interrupt() ? " while in int" : "");
1156
			em28xx_uninit_usb_xfer(dev, mode);
1157 1158
			return -ENOMEM;
		}
1159 1160 1161 1162 1163
		memset(usb_bufs->transfer_buffer[i], 0, sb_size);

		if (xfer_bulk) { /* bulk */
			pipe = usb_rcvbulkpipe(dev->udev,
					       mode == EM28XX_ANALOG_MODE ?
1164 1165
					       dev->analog_ep_bulk :
					       dev->dvb_ep_bulk);
1166 1167 1168 1169 1170 1171 1172
			usb_fill_bulk_urb(urb, dev->udev, pipe,
					  usb_bufs->transfer_buffer[i], sb_size,
					  em28xx_irq_callback, dev);
			urb->transfer_flags = URB_NO_TRANSFER_DMA_MAP;
		} else { /* isoc */
			pipe = usb_rcvisocpipe(dev->udev,
					       mode == EM28XX_ANALOG_MODE ?
1173 1174
					       dev->analog_ep_isoc :
					       dev->dvb_ep_isoc);
1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186
			usb_fill_int_urb(urb, dev->udev, pipe,
					 usb_bufs->transfer_buffer[i], sb_size,
					 em28xx_irq_callback, dev, 1);
			urb->transfer_flags = URB_ISO_ASAP |
					      URB_NO_TRANSFER_DMA_MAP;
			k = 0;
			for (j = 0; j < usb_bufs->num_packets; j++) {
				urb->iso_frame_desc[j].offset = k;
				urb->iso_frame_desc[j].length =
							usb_bufs->max_pkt_size;
				k += usb_bufs->max_pkt_size;
			}
1187
		}
1188 1189

		urb->number_of_packets = usb_bufs->num_packets;
1190 1191
	}

1192 1193
	return 0;
}
1194
EXPORT_SYMBOL_GPL(em28xx_alloc_urbs);
1195 1196 1197 1198

/*
 * Allocate URBs and start IRQ
 */
1199 1200 1201 1202
int em28xx_init_usb_xfer(struct em28xx *dev, enum em28xx_mode mode,
		    int xfer_bulk, int num_bufs, int max_pkt_size,
		    int packet_multiplier,
		    int (*urb_data_copy) (struct em28xx *dev, struct urb *urb))
1203 1204 1205
{
	struct em28xx_dmaqueue *dma_q = &dev->vidq;
	struct em28xx_dmaqueue *vbi_dma_q = &dev->vbiq;
1206
	struct em28xx_usb_bufs *usb_bufs;
1207 1208 1209 1210
	int i;
	int rc;
	int alloc;

1211 1212
	em28xx_isocdbg("em28xx: called em28xx_init_usb_xfer in mode %d\n",
		       mode);
1213

1214
	dev->usb_ctl.urb_data_copy = urb_data_copy;
1215 1216

	if (mode == EM28XX_DIGITAL_MODE) {
1217 1218
		usb_bufs = &dev->usb_ctl.digital_bufs;
		/* no need to free/alloc usb buffers in digital mode */
1219 1220
		alloc = 0;
	} else {
1221
		usb_bufs = &dev->usb_ctl.analog_bufs;
1222 1223 1224 1225
		alloc = 1;
	}

	if (alloc) {
1226 1227
		rc = em28xx_alloc_urbs(dev, mode, xfer_bulk, num_bufs,
				       max_pkt_size, packet_multiplier);
1228 1229 1230 1231
		if (rc)
			return rc;
	}

1232 1233 1234 1235 1236 1237 1238 1239 1240 1241
	if (xfer_bulk) {
		rc = usb_clear_halt(dev->udev, usb_bufs->urb[0]->pipe);
		if (rc < 0) {
			em28xx_err("failed to clear USB bulk endpoint stall/halt condition (error=%i)\n",
				   rc);
			em28xx_uninit_usb_xfer(dev, mode);
			return rc;
		}
	}

1242
	init_waitqueue_head(&dma_q->wq);
1243
	init_waitqueue_head(&vbi_dma_q->wq);
1244

1245
	em28xx_capture_start(dev, 1);
1246 1247

	/* submit urbs and enables IRQ */
1248 1249
	for (i = 0; i < usb_bufs->num_bufs; i++) {
		rc = usb_submit_urb(usb_bufs->urb[i], GFP_ATOMIC);
1250 1251 1252
		if (rc) {
			em28xx_err("submit of urb %i failed (error=%i)\n", i,
				   rc);
1253
			em28xx_uninit_usb_xfer(dev, mode);
1254 1255 1256 1257 1258 1259
			return rc;
		}
	}

	return 0;
}
1260
EXPORT_SYMBOL_GPL(em28xx_init_usb_xfer);
1261 1262 1263 1264 1265 1266 1267

/*
 * em28xx_wake_i2c()
 * configure i2c attached devices
 */
void em28xx_wake_i2c(struct em28xx *dev)
{
1268 1269 1270
	v4l2_device_call_all(&dev->v4l2_dev, 0, core,  reset, 0);
	v4l2_device_call_all(&dev->v4l2_dev, 0, video, s_routing,
			INPUT(dev->ctl_input)->vmux, 0, 0);
1271
	v4l2_device_call_all(&dev->v4l2_dev, 0, video, s_stream, 0);
1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293
}

/*
 * Device control list
 */

static LIST_HEAD(em28xx_devlist);
static DEFINE_MUTEX(em28xx_devlist_mutex);

/*
 * Extension interface
 */

static LIST_HEAD(em28xx_extension_devlist);

int em28xx_register_extension(struct em28xx_ops *ops)
{
	struct em28xx *dev = NULL;

	mutex_lock(&em28xx_devlist_mutex);
	list_add_tail(&ops->next, &em28xx_extension_devlist);
	list_for_each_entry(dev, &em28xx_devlist, devlist) {
1294
		ops->init(dev);
1295 1296
	}
	mutex_unlock(&em28xx_devlist_mutex);
1297
	printk(KERN_INFO "Em28xx: Initialized (%s) extension\n", ops->name);
1298 1299 1300 1301 1302 1303 1304 1305 1306 1307
	return 0;
}
EXPORT_SYMBOL(em28xx_register_extension);

void em28xx_unregister_extension(struct em28xx_ops *ops)
{
	struct em28xx *dev = NULL;

	mutex_lock(&em28xx_devlist_mutex);
	list_for_each_entry(dev, &em28xx_devlist, devlist) {
1308
		ops->fini(dev);
1309 1310 1311
	}
	list_del(&ops->next);
	mutex_unlock(&em28xx_devlist_mutex);
1312
	printk(KERN_INFO "Em28xx: Removed (%s) extension\n", ops->name);
1313 1314 1315 1316 1317
}
EXPORT_SYMBOL(em28xx_unregister_extension);

void em28xx_init_extension(struct em28xx *dev)
{
1318
	const struct em28xx_ops *ops = NULL;
1319

1320
	mutex_lock(&em28xx_devlist_mutex);
1321 1322 1323 1324
	list_add_tail(&dev->devlist, &em28xx_devlist);
	list_for_each_entry(ops, &em28xx_extension_devlist, next) {
		if (ops->init)
			ops->init(dev);
1325
	}
1326
	mutex_unlock(&em28xx_devlist_mutex);
1327 1328 1329 1330
}

void em28xx_close_extension(struct em28xx *dev)
{
1331
	const struct em28xx_ops *ops = NULL;
1332

1333
	mutex_lock(&em28xx_devlist_mutex);
1334 1335 1336
	list_for_each_entry(ops, &em28xx_extension_devlist, next) {
		if (ops->fini)
			ops->fini(dev);
1337
	}
1338
	list_del(&dev->devlist);
1339
	mutex_unlock(&em28xx_devlist_mutex);
1340
}