canyonlands.dts 15.2 KB
Newer Older
1 2 3
/*
 * Device Tree Source for AMCC Canyonlands (460EX)
 *
4
 * Copyright 2008-2009 DENX Software Engineering, Stefan Roese <sr@denx.de>
5 6 7 8 9 10
 *
 * This file is licensed under the terms of the GNU General Public
 * License version 2.  This program is licensed "as is" without
 * any warranty of any kind, whether express or implied.
 */

11 12
/dts-v1/;

13 14 15 16 17
/ {
	#address-cells = <2>;
	#size-cells = <1>;
	model = "amcc,canyonlands";
	compatible = "amcc,canyonlands";
18
	dcr-parent = <&{/cpus/cpu@0}>;
19 20 21 22 23 24 25 26 27 28 29 30 31 32 33

	aliases {
		ethernet0 = &EMAC0;
		ethernet1 = &EMAC1;
		serial0 = &UART0;
		serial1 = &UART1;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			model = "PowerPC,460EX";
34
			reg = <0x00000000>;
35 36
			clock-frequency = <0>; /* Filled in by U-Boot */
			timebase-frequency = <0>; /* Filled in by U-Boot */
37 38 39 40
			i-cache-line-size = <32>;
			d-cache-line-size = <32>;
			i-cache-size = <32768>;
			d-cache-size = <32768>;
41 42
			dcr-controller;
			dcr-access-method = "native";
43
			next-level-cache = <&L2C0>;
44 45 46 47 48
		};
	};

	memory {
		device_type = "memory";
49
		reg = <0x00000000 0x00000000 0x00000000>; /* Filled in by U-Boot */
50 51 52 53 54 55
	};

	UIC0: interrupt-controller0 {
		compatible = "ibm,uic-460ex","ibm,uic";
		interrupt-controller;
		cell-index = <0>;
56
		dcr-reg = <0x0c0 0x009>;
57 58 59 60 61 62 63 64 65
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
	};

	UIC1: interrupt-controller1 {
		compatible = "ibm,uic-460ex","ibm,uic";
		interrupt-controller;
		cell-index = <1>;
66
		dcr-reg = <0x0d0 0x009>;
67 68 69
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
70
		interrupts = <0x1e 0x4 0x1f 0x4>; /* cascade */
71 72 73 74 75 76 77
		interrupt-parent = <&UIC0>;
	};

	UIC2: interrupt-controller2 {
		compatible = "ibm,uic-460ex","ibm,uic";
		interrupt-controller;
		cell-index = <2>;
78
		dcr-reg = <0x0e0 0x009>;
79 80 81
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
82
		interrupts = <0xa 0x4 0xb 0x4>; /* cascade */
83 84 85 86 87 88 89
		interrupt-parent = <&UIC0>;
	};

	UIC3: interrupt-controller3 {
		compatible = "ibm,uic-460ex","ibm,uic";
		interrupt-controller;
		cell-index = <3>;
90
		dcr-reg = <0x0f0 0x009>;
91 92 93
		#address-cells = <0>;
		#size-cells = <0>;
		#interrupt-cells = <2>;
94
		interrupts = <0x10 0x4 0x11 0x4>; /* cascade */
95 96 97 98 99
		interrupt-parent = <&UIC0>;
	};

	SDR0: sdr {
		compatible = "ibm,sdr-460ex";
100
		dcr-reg = <0x00e 0x002>;
101 102 103 104
	};

	CPR0: cpr {
		compatible = "ibm,cpr-460ex";
105
		dcr-reg = <0x00c 0x002>;
106 107
	};

108 109 110 111 112 113 114 115 116
	CPM0: cpm {
		compatible = "ibm,cpm";
		dcr-access-method = "native";
		dcr-reg = <0x160 0x003>;
		unused-units = <0x00000100>;
		idle-doze = <0x02000000>;
		standby = <0xfeff791d>;
	};

117 118 119 120 121 122 123 124 125 126
	L2C0: l2c {
		compatible = "ibm,l2-cache-460ex", "ibm,l2-cache";
		dcr-reg = <0x020 0x008		/* Internal SRAM DCR's */
			   0x030 0x008>;	/* L2 cache DCR's */
		cache-line-size = <32>;		/* 32 bytes */
		cache-size = <262144>;		/* L2, 256K */
		interrupt-parent = <&UIC1>;
		interrupts = <11 1>;
	};

127 128 129 130 131 132 133 134 135
	plb {
		compatible = "ibm,plb-460ex", "ibm,plb4";
		#address-cells = <2>;
		#size-cells = <1>;
		ranges;
		clock-frequency = <0>; /* Filled in by U-Boot */

		SDRAM0: sdram {
			compatible = "ibm,sdram-460ex", "ibm,sdram-405gp";
136
			dcr-reg = <0x010 0x002>;
137 138
		};

J
James Hsiao 已提交
139 140 141 142 143 144 145
		CRYPTO: crypto@180000 {
			compatible = "amcc,ppc460ex-crypto", "amcc,ppc4xx-crypto";
			reg = <4 0x00180000 0x80400>;
			interrupt-parent = <&UIC0>;
			interrupts = <0x1d 0x4>;
		};

146 147 148 149 150
		HWRNG: hwrng@110000 {
			compatible = "amcc,ppc460ex-rng", "ppc4xx-rng";
			reg = <4 0x00110000 0x50>;
		};

151 152
		MAL0: mcmal {
			compatible = "ibm,mcmal-460ex", "ibm,mcmal2";
153
			dcr-reg = <0x180 0x062>;
154
			num-tx-chans = <2>;
155
			num-rx-chans = <16>;
156 157 158
			#address-cells = <0>;
			#size-cells = <0>;
			interrupt-parent = <&UIC2>;
159 160 161 162 163
			interrupts = <	/*TXEOB*/ 0x6 0x4
					/*RXEOB*/ 0x7 0x4
					/*SERR*/  0x3 0x4
					/*TXDE*/  0x4 0x4
					/*RXDE*/  0x5 0x4>;
164 165
		};

166 167 168 169 170 171
		USB0: ehci@bffd0400 {
			compatible = "ibm,usb-ehci-460ex", "usb-ehci";
			interrupt-parent = <&UIC2>;
			interrupts = <0x1d 4>;
			reg = <4 0xbffd0400 0x90 4 0xbffd0490 0x70>;
		};
172

173 174 175 176 177 178
		USB1: usb@bffd0000 {
			compatible = "ohci-le";
			reg = <4 0xbffd0000 0x60>;
			interrupt-parent = <&UIC2>;
			interrupts = <0x1e 4>;
		};
179

180 181 182 183 184 185 186 187 188 189 190 191 192
		USBOTG0: usbotg@bff80000 {
			compatible = "amcc,dwc-otg";
			reg = <0x4 0xbff80000 0x10000>;
			interrupt-parent = <&USBOTG0>;
			#interrupt-cells = <1>;
			#address-cells = <0>;
			#size-cells = <0>;
			interrupts = <0x0 0x1 0x2>;
			interrupt-map = </* USB-OTG */ 0x0 &UIC2 0x1c 0x4
					 /* HIGH-POWER */ 0x1 &UIC1 0x1a 0x8
					 /* DMA */ 0x2 &UIC0 0xc 0x4>;
		};

193 194 195 196 197 198 199 200
		SATA0: sata@bffd1000 {
			compatible = "amcc,sata-460ex";
			reg = <4 0xbffd1000 0x800 4 0xbffd0800 0x400>;
			interrupt-parent = <&UIC3>;
			interrupts = <0x0 0x4       /* SATA */
				      0x5 0x4>;     /* AHBDMA */
		};

201 202 203 204
		POB0: opb {
			compatible = "ibm,opb-460ex", "ibm,opb";
			#address-cells = <1>;
			#size-cells = <1>;
205
			ranges = <0xb0000000 0x00000004 0xb0000000 0x50000000>;
206 207 208 209
			clock-frequency = <0>; /* Filled in by U-Boot */

			EBC0: ebc {
				compatible = "ibm,ebc-460ex", "ibm,ebc";
210
				dcr-reg = <0x012 0x002>;
211 212 213
				#address-cells = <2>;
				#size-cells = <1>;
				clock-frequency = <0>; /* Filled in by U-Boot */
214
				/* ranges property is supplied by U-Boot */
215
				interrupts = <0x6 0x4>;
216
				interrupt-parent = <&UIC1>;
217 218 219 220

				nor_flash@0,0 {
					compatible = "amd,s29gl512n", "cfi-flash";
					bank-width = <2>;
221
					reg = <0x00000000 0x00000000 0x04000000>;
222 223 224 225
					#address-cells = <1>;
					#size-cells = <1>;
					partition@0 {
						label = "kernel";
226
						reg = <0x00000000 0x001e0000>;
227 228 229
					};
					partition@1e0000 {
						label = "dtb";
230
						reg = <0x001e0000 0x00020000>;
231 232 233
					};
					partition@200000 {
						label = "ramdisk";
234
						reg = <0x00200000 0x01400000>;
235 236 237
					};
					partition@1600000 {
						label = "jffs2";
238
						reg = <0x01600000 0x00400000>;
239 240 241
					};
					partition@1a00000 {
						label = "user";
242
						reg = <0x01a00000 0x02560000>;
243 244 245
					};
					partition@3f60000 {
						label = "env";
246
						reg = <0x03f60000 0x00040000>;
247 248 249
					};
					partition@3fa0000 {
						label = "u-boot";
250
						reg = <0x03fa0000 0x00060000>;
251 252
					};
				};
253

254 255 256 257 258
				cpld@2,0 {
					compatible = "amcc,ppc460ex-bcsr";
					reg = <2 0x0 0x9>;
				};

259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280
				ndfc@3,0 {
					compatible = "ibm,ndfc";
					reg = <0x00000003 0x00000000 0x00002000>;
					ccr = <0x00001000>;
					bank-settings = <0x80002222>;
					#address-cells = <1>;
					#size-cells = <1>;

					nand {
						#address-cells = <1>;
						#size-cells = <1>;

						partition@0 {
							label = "u-boot";
							reg = <0x00000000 0x00100000>;
						};
						partition@100000 {
							label = "user";
							reg = <0x00000000 0x03f00000>;
						};
					};
				};
281 282 283 284 285
			};

			UART0: serial@ef600300 {
				device_type = "serial";
				compatible = "ns16550";
286 287
				reg = <0xef600300 0x00000008>;
				virtual-reg = <0xef600300>;
288 289 290
				clock-frequency = <0>; /* Filled in by U-Boot */
				current-speed = <0>; /* Filled in by U-Boot */
				interrupt-parent = <&UIC1>;
291
				interrupts = <0x1 0x4>;
292 293 294 295 296
			};

			UART1: serial@ef600400 {
				device_type = "serial";
				compatible = "ns16550";
297 298
				reg = <0xef600400 0x00000008>;
				virtual-reg = <0xef600400>;
299 300 301
				clock-frequency = <0>; /* Filled in by U-Boot */
				current-speed = <0>; /* Filled in by U-Boot */
				interrupt-parent = <&UIC0>;
302
				interrupts = <0x1 0x4>;
303 304 305 306
			};

			IIC0: i2c@ef600700 {
				compatible = "ibm,iic-460ex", "ibm,iic";
307
				reg = <0xef600700 0x00000014>;
308
				interrupt-parent = <&UIC0>;
309
				interrupts = <0x2 0x4>;
310 311 312 313 314 315 316 317 318 319 320 321 322 323
				#address-cells = <1>;
				#size-cells = <0>;
                                rtc@68 {
                                        compatible = "stm,m41t80";
                                        reg = <0x68>;
					interrupt-parent = <&UIC2>;
					interrupts = <0x19 0x8>;
                                };
                                sttm@48 {
                                        compatible = "ad,ad7414";
                                        reg = <0x48>;
					interrupt-parent = <&UIC1>;
					interrupts = <0x14 0x8>;
                                };
324 325 326 327
			};

			IIC1: i2c@ef600800 {
				compatible = "ibm,iic-460ex", "ibm,iic";
328
				reg = <0xef600800 0x00000014>;
329
				interrupt-parent = <&UIC0>;
330
				interrupts = <0x3 0x4>;
331 332
			};

333 334 335 336 337 338
			GPIO0: gpio@ef600b00 {
				compatible = "ibm,ppc4xx-gpio";
				reg = <0xef600b00 0x00000048>;
				gpio-controller;
			};

339 340
			ZMII0: emac-zmii@ef600d00 {
				compatible = "ibm,zmii-460ex", "ibm,zmii";
341
				reg = <0xef600d00 0x0000000c>;
342 343 344 345
			};

			RGMII0: emac-rgmii@ef601500 {
				compatible = "ibm,rgmii-460ex", "ibm,rgmii";
346
				reg = <0xef601500 0x00000008>;
347 348 349
				has-mdio;
			};

350 351
			TAH0: emac-tah@ef601350 {
				compatible = "ibm,tah-460ex", "ibm,tah";
352
				reg = <0xef601350 0x00000030>;
353 354 355 356
			};

			TAH1: emac-tah@ef601450 {
				compatible = "ibm,tah-460ex", "ibm,tah";
357
				reg = <0xef601450 0x00000030>;
358 359
			};

360 361
			EMAC0: ethernet@ef600e00 {
				device_type = "network";
362
				compatible = "ibm,emac-460ex", "ibm,emac4sync";
363
				interrupt-parent = <&EMAC0>;
364
				interrupts = <0x0 0x1>;
365 366 367
				#interrupt-cells = <1>;
				#address-cells = <0>;
				#size-cells = <0>;
368 369
				interrupt-map = </*Status*/ 0x0 &UIC2 0x10 0x4
						 /*Wake*/   0x1 &UIC2 0x14 0x4>;
370
				reg = <0xef600e00 0x000000c4>;
371 372 373 374 375
				local-mac-address = [000000000000]; /* Filled in by U-Boot */
				mal-device = <&MAL0>;
				mal-tx-channel = <0>;
				mal-rx-channel = <0>;
				cell-index = <0>;
376 377 378
				max-frame-size = <9000>;
				rx-fifo-size = <4096>;
				tx-fifo-size = <2048>;
379
				rx-fifo-size-gige = <16384>;
380
				phy-mode = "rgmii";
381
				phy-map = <0x00000000>;
382 383
				rgmii-device = <&RGMII0>;
				rgmii-channel = <0>;
384 385
				tah-device = <&TAH0>;
				tah-channel = <0>;
386 387 388 389 390 391
				has-inverted-stacr-oc;
				has-new-stacr-staopc;
			};

			EMAC1: ethernet@ef600f00 {
				device_type = "network";
392
				compatible = "ibm,emac-460ex", "ibm,emac4sync";
393
				interrupt-parent = <&EMAC1>;
394
				interrupts = <0x0 0x1>;
395 396 397
				#interrupt-cells = <1>;
				#address-cells = <0>;
				#size-cells = <0>;
398 399
				interrupt-map = </*Status*/ 0x0 &UIC2 0x11 0x4
						 /*Wake*/   0x1 &UIC2 0x15 0x4>;
400
				reg = <0xef600f00 0x000000c4>;
401 402 403 404 405
				local-mac-address = [000000000000]; /* Filled in by U-Boot */
				mal-device = <&MAL0>;
				mal-tx-channel = <1>;
				mal-rx-channel = <8>;
				cell-index = <1>;
406 407 408
				max-frame-size = <9000>;
				rx-fifo-size = <4096>;
				tx-fifo-size = <2048>;
409
				rx-fifo-size-gige = <16384>;
410
				phy-mode = "rgmii";
411
				phy-map = <0x00000000>;
412 413
				rgmii-device = <&RGMII0>;
				rgmii-channel = <1>;
414 415
				tah-device = <&TAH1>;
				tah-channel = <1>;
416 417
				has-inverted-stacr-oc;
				has-new-stacr-staopc;
418
				mdio-device = <&EMAC0>;
419 420 421 422 423 424 425 426 427 428 429 430
			};
		};

		PCIX0: pci@c0ec00000 {
			device_type = "pci";
			#interrupt-cells = <1>;
			#size-cells = <2>;
			#address-cells = <3>;
			compatible = "ibm,plb-pcix-460ex", "ibm,plb-pcix";
			primary;
			large-inbound-windows;
			enable-msi-hole;
431 432 433 434 435
			reg = <0x0000000c 0x0ec00000   0x00000008	/* Config space access */
			       0x00000000 0x00000000 0x00000000		/* no IACK cycles */
			       0x0000000c 0x0ed00000   0x00000004   /* Special cycles */
			       0x0000000c 0x0ec80000 0x00000100	/* Internal registers */
			       0x0000000c 0x0ec80100  0x000000fc>;	/* Internal messaging registers */
436 437 438 439

			/* Outbound ranges, one memory and one IO,
			 * later cannot be changed
			 */
440
			ranges = <0x02000000 0x00000000 0x80000000 0x0000000d 0x80000000 0x00000000 0x80000000
441
				  0x02000000 0x00000000 0x00000000 0x0000000c 0x0ee00000 0x00000000 0x00100000
442
				  0x01000000 0x00000000 0x00000000 0x0000000c 0x08000000 0x00000000 0x00010000>;
443 444

			/* Inbound 2GB range starting at 0 */
445
			dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x0 0x80000000>;
446 447

			/* This drives busses 0 to 0x3f */
448
			bus-range = <0x0 0x3f>;
449 450

			/* All PCI interrupts are routed to ext IRQ 2 -> UIC1-0 */
451 452
			interrupt-map-mask = <0x0 0x0 0x0 0x0>;
			interrupt-map = < 0x0 0x0 0x0 0x0 &UIC1 0x0 0x8 >;
453 454 455 456 457 458 459 460 461
		};

		PCIE0: pciex@d00000000 {
			device_type = "pci";
			#interrupt-cells = <1>;
			#size-cells = <2>;
			#address-cells = <3>;
			compatible = "ibm,plb-pciex-460ex", "ibm,plb-pciex";
			primary;
462 463 464 465 466
			port = <0x0>; /* port number */
			reg = <0x0000000d 0x00000000 0x20000000	/* Config space access */
			       0x0000000c 0x08010000 0x00001000>;	/* Registers */
			dcr-reg = <0x100 0x020>;
			sdr-base = <0x300>;
467 468 469 470

			/* Outbound ranges, one memory and one IO,
			 * later cannot be changed
			 */
471
			ranges = <0x02000000 0x00000000 0x80000000 0x0000000e 0x00000000 0x00000000 0x80000000
472
				  0x02000000 0x00000000 0x00000000 0x0000000f 0x00000000 0x00000000 0x00100000
473
				  0x01000000 0x00000000 0x00000000 0x0000000f 0x80000000 0x00000000 0x00010000>;
474 475

			/* Inbound 2GB range starting at 0 */
476
			dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x0 0x80000000>;
477 478

			/* This drives busses 40 to 0x7f */
479
			bus-range = <0x40 0x7f>;
480 481 482 483 484 485 486 487 488

			/* Legacy interrupts (note the weird polarity, the bridge seems
			 * to invert PCIe legacy interrupts).
			 * We are de-swizzling here because the numbers are actually for
			 * port of the root complex virtual P2P bridge. But I want
			 * to avoid putting a node for it in the tree, so the numbers
			 * below are basically de-swizzled numbers.
			 * The real slot is on idsel 0, so the swizzling is 1:1
			 */
489
			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
490
			interrupt-map = <
491 492 493 494
				0x0 0x0 0x0 0x1 &UIC3 0xc 0x4 /* swizzled int A */
				0x0 0x0 0x0 0x2 &UIC3 0xd 0x4 /* swizzled int B */
				0x0 0x0 0x0 0x3 &UIC3 0xe 0x4 /* swizzled int C */
				0x0 0x0 0x0 0x4 &UIC3 0xf 0x4 /* swizzled int D */>;
495 496 497 498 499 500 501 502 503
		};

		PCIE1: pciex@d20000000 {
			device_type = "pci";
			#interrupt-cells = <1>;
			#size-cells = <2>;
			#address-cells = <3>;
			compatible = "ibm,plb-pciex-460ex", "ibm,plb-pciex";
			primary;
504 505 506 507 508
			port = <0x1>; /* port number */
			reg = <0x0000000d 0x20000000 0x20000000	/* Config space access */
			       0x0000000c 0x08011000 0x00001000>;	/* Registers */
			dcr-reg = <0x120 0x020>;
			sdr-base = <0x340>;
509 510 511 512

			/* Outbound ranges, one memory and one IO,
			 * later cannot be changed
			 */
513
			ranges = <0x02000000 0x00000000 0x80000000 0x0000000e 0x80000000 0x00000000 0x80000000
514
				  0x02000000 0x00000000 0x00000000 0x0000000f 0x00100000 0x00000000 0x00100000
515
				  0x01000000 0x00000000 0x00000000 0x0000000f 0x80010000 0x00000000 0x00010000>;
516 517

			/* Inbound 2GB range starting at 0 */
518
			dma-ranges = <0x42000000 0x0 0x0 0x0 0x0 0x0 0x80000000>;
519 520

			/* This drives busses 80 to 0xbf */
521
			bus-range = <0x80 0xbf>;
522 523 524 525 526 527 528 529 530

			/* Legacy interrupts (note the weird polarity, the bridge seems
			 * to invert PCIe legacy interrupts).
			 * We are de-swizzling here because the numbers are actually for
			 * port of the root complex virtual P2P bridge. But I want
			 * to avoid putting a node for it in the tree, so the numbers
			 * below are basically de-swizzled numbers.
			 * The real slot is on idsel 0, so the swizzling is 1:1
			 */
531
			interrupt-map-mask = <0x0 0x0 0x0 0x7>;
532
			interrupt-map = <
533 534 535 536
				0x0 0x0 0x0 0x1 &UIC3 0x10 0x4 /* swizzled int A */
				0x0 0x0 0x0 0x2 &UIC3 0x11 0x4 /* swizzled int B */
				0x0 0x0 0x0 0x3 &UIC3 0x12 0x4 /* swizzled int C */
				0x0 0x0 0x0 0x4 &UIC3 0x13 0x4 /* swizzled int D */>;
537
		};
538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555

		MSI: ppc4xx-msi@C10000000 {
			compatible = "amcc,ppc4xx-msi", "ppc4xx-msi";
			reg = < 0xC 0x10000000 0x100>;
			sdr-base = <0x36C>;
			msi-data = <0x00000000>;
			msi-mask = <0x44440000>;
			interrupt-count = <3>;
			interrupts = <0 1 2 3>;
			interrupt-parent = <&UIC3>;
			#interrupt-cells = <1>;
			#address-cells = <0>;
			#size-cells = <0>;
			interrupt-map = <0 &UIC3 0x18 1
					1 &UIC3 0x19 1
					2 &UIC3 0x1A 1
					3 &UIC3 0x1B 1>;
		};
556 557
	};
};