proc-v7.S 10.1 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11
/*
 *  linux/arch/arm/mm/proc-v7.S
 *
 *  Copyright (C) 2001 Deep Blue Solutions Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 *  This is the "shell" of the ARMv7 processor support.
 */
12
#include <linux/init.h>
13 14 15
#include <linux/linkage.h>
#include <asm/assembler.h>
#include <asm/asm-offsets.h>
16
#include <asm/hwcap.h>
17 18 19 20 21
#include <asm/pgtable-hwdef.h>
#include <asm/pgtable.h>

#include "proc-macros.S"

22 23 24
#ifdef CONFIG_ARM_LPAE
#include "proc-v7-3level.S"
#else
25
#include "proc-v7-2level.S"
26
#endif
27

28 29
ENTRY(cpu_v7_proc_init)
	mov	pc, lr
30
ENDPROC(cpu_v7_proc_init)
31 32

ENTRY(cpu_v7_proc_fin)
33 34 35 36
	mrc	p15, 0, r0, c1, c0, 0		@ ctrl register
	bic	r0, r0, #0x1000			@ ...i............
	bic	r0, r0, #0x0006			@ .............ca.
	mcr	p15, 0, r0, c1, c0, 0		@ disable caches
37
	mov	pc, lr
38
ENDPROC(cpu_v7_proc_fin)
39 40 41 42 43 44 45 46 47

/*
 *	cpu_v7_reset(loc)
 *
 *	Perform a soft reset of the system.  Put the CPU into the
 *	same state as it would be if it had been reset, and branch
 *	to what would be the reset vector.
 *
 *	- loc   - location to jump to for soft reset
48 49 50
 *
 *	This code must be executed using a flat identity mapping with
 *      caches disabled.
51 52
 */
	.align	5
53
	.pushsection	.idmap.text, "ax"
54
ENTRY(cpu_v7_reset)
55 56
	mrc	p15, 0, r1, c1, c0, 0		@ ctrl register
	bic	r1, r1, #0x1			@ ...............m
57
 THUMB(	bic	r1, r1, #1 << 30 )		@ SCTLR.TE (Thumb exceptions)
58 59
	mcr	p15, 0, r1, c1, c0, 0		@ disable MMU
	isb
60
	mov	pc, r0
61
ENDPROC(cpu_v7_reset)
62
	.popsection
63 64 65 66 67 68 69 70 71

/*
 *	cpu_v7_do_idle()
 *
 *	Idle the processor (eg, wait for interrupt).
 *
 *	IRQs are already disabled.
 */
ENTRY(cpu_v7_do_idle)
72
	dsb					@ WFI may enter a low-power mode
73
	wfi
74
	mov	pc, lr
75
ENDPROC(cpu_v7_do_idle)
76 77 78 79 80 81 82 83 84 85 86

ENTRY(cpu_v7_dcache_clean_area)
#ifndef TLB_CAN_READ_FROM_L1_CACHE
	dcache_line_size r2, r3
1:	mcr	p15, 0, r0, c7, c10, 1		@ clean D entry
	add	r0, r0, r2
	subs	r1, r1, r2
	bhi	1b
	dsb
#endif
	mov	pc, lr
87
ENDPROC(cpu_v7_dcache_clean_area)
88

89
	string	cpu_v7_name, "ARMv7 Processor"
90 91
	.align

92 93
/* Suspend/resume support: derived from arch/arm/mach-s5pv210/sleep.S */
.globl	cpu_v7_suspend_size
94
.equ	cpu_v7_suspend_size, 4 * 8
95
#ifdef CONFIG_ARM_CPU_SUSPEND
96
ENTRY(cpu_v7_do_suspend)
97
	stmfd	sp!, {r4 - r10, lr}
98
	mrc	p15, 0, r4, c13, c0, 0	@ FCSE/PID
99 100
	mrc	p15, 0, r5, c13, c0, 3	@ User r/o thread ID
	stmia	r0!, {r4 - r5}
101
	mrc	p15, 0, r6, c3, c0, 0	@ Domain ID
102
	mrc	p15, 0, r7, c2, c0, 1	@ TTB 1
103
	mrc	p15, 0, r11, c2, c0, 2	@ TTB control register
104 105 106
	mrc	p15, 0, r8, c1, c0, 0	@ Control register
	mrc	p15, 0, r9, c1, c0, 1	@ Auxiliary control register
	mrc	p15, 0, r10, c1, c0, 2	@ Co-processor access control
107
	stmia	r0, {r6 - r11}
108
	ldmfd	sp!, {r4 - r10, pc}
109 110 111 112 113 114
ENDPROC(cpu_v7_do_suspend)

ENTRY(cpu_v7_do_resume)
	mov	ip, #0
	mcr	p15, 0, ip, c8, c7, 0	@ invalidate TLBs
	mcr	p15, 0, ip, c7, c5, 0	@ invalidate I cache
115 116
	mcr	p15, 0, ip, c13, c0, 1	@ set reserved context ID
	ldmia	r0!, {r4 - r5}
117
	mcr	p15, 0, r4, c13, c0, 0	@ FCSE/PID
118
	mcr	p15, 0, r5, c13, c0, 3	@ User r/o thread ID
119
	ldmia	r0, {r6 - r11}
120
	mcr	p15, 0, r6, c3, c0, 0	@ Domain ID
121
#ifndef CONFIG_ARM_LPAE
122 123
	ALT_SMP(orr	r1, r1, #TTB_FLAGS_SMP)
	ALT_UP(orr	r1, r1, #TTB_FLAGS_UP)
124
#endif
125 126
	mcr	p15, 0, r1, c2, c0, 0	@ TTB 0
	mcr	p15, 0, r7, c2, c0, 1	@ TTB 1
127
	mcr	p15, 0, r11, c2, c0, 2	@ TTB control register
128
	mrc	p15, 0, r4, c1, c0, 1	@ Read Auxiliary control register
129 130 131
	teq	r4, r9			@ Is it already set?
	mcrne	p15, 0, r9, c1, c0, 1	@ No, so write it
	mcr	p15, 0, r10, c1, c0, 2	@ Co-processor access control
132 133 134 135 136
	ldr	r4, =PRRR		@ PRRR
	ldr	r5, =NMRR		@ NMRR
	mcr	p15, 0, r4, c10, c2, 0	@ write PRRR
	mcr	p15, 0, r5, c10, c2, 1	@ write NMRR
	isb
137
	dsb
138
	mov	r0, r8			@ control register
139 140 141 142
	b	cpu_resume_mmu
ENDPROC(cpu_v7_do_resume)
#endif

143
	__CPUINIT
144 145 146 147 148 149 150 151 152 153 154 155

/*
 *	__v7_setup
 *
 *	Initialise TLB, Caches, and MMU state ready to switch the MMU
 *	on.  Return in r0 the new CP15 C1 control register setting.
 *
 *	This should be able to cover all ARMv7 cores.
 *
 *	It is assumed that:
 *	- cache type register is implemented
 */
P
Pawel Moll 已提交
156
__v7_ca5mp_setup:
157
__v7_ca9mp_setup:
158 159
	mov	r10, #(1 << 0)			@ TLB ops broadcasting
	b	1f
P
Pawel Moll 已提交
160
__v7_ca7mp_setup:
161 162 163
__v7_ca15mp_setup:
	mov	r10, #0
1:
164
#ifdef CONFIG_SMP
165 166
	ALT_SMP(mrc	p15, 0, r0, c1, c0, 1)
	ALT_UP(mov	r0, #(1 << 6))		@ fake it for UP
167
	tst	r0, #(1 << 6)			@ SMP/nAMP mode enabled?
168 169 170
	orreq	r0, r0, #(1 << 6)		@ Enable SMP/nAMP mode
	orreq	r0, r0, r10			@ Enable CPU-specific SMP bits
	mcreq	p15, 0, r0, c1, c0, 1
171
#endif
172
__v7_setup:
173 174 175 176
	adr	r12, __v7_setup_stack		@ the local stack
	stmia	r12, {r0-r5, r7, r9, r11, lr}
	bl	v7_flush_dcache_all
	ldmia	r12, {r0-r5, r7, r9, r11, lr}
177 178 179 180

	mrc	p15, 0, r0, c0, c0, 0		@ read main ID register
	and	r10, r0, #0xff000000		@ ARM?
	teq	r10, #0x41000000
181
	bne	3f
182 183
	and	r5, r0, #0x00f00000		@ variant
	and	r6, r0, #0x0000000f		@ revision
184 185
	orr	r6, r6, r5, lsr #20-4		@ combine variant and revision
	ubfx	r0, r0, #4, #12			@ primary part number
186

187 188 189 190
	/* Cortex-A8 Errata */
	ldr	r10, =0x00000c08		@ Cortex-A8 primary part number
	teq	r0, r10
	bne	2f
191
#ifdef CONFIG_ARM_ERRATA_430973
192 193 194 195
	teq	r5, #0x00100000			@ only present in r1p*
	mrceq	p15, 0, r10, c1, c0, 1		@ read aux control register
	orreq	r10, r10, #(1 << 6)		@ set IBE to 1
	mcreq	p15, 0, r10, c1, c0, 1		@ write aux control register
196 197
#endif
#ifdef CONFIG_ARM_ERRATA_458693
198
	teq	r6, #0x20			@ only present in r2p0
199 200 201 202
	mrceq	p15, 0, r10, c1, c0, 1		@ read aux control register
	orreq	r10, r10, #(1 << 5)		@ set L1NEON to 1
	orreq	r10, r10, #(1 << 9)		@ set PLDNOP to 1
	mcreq	p15, 0, r10, c1, c0, 1		@ write aux control register
203 204
#endif
#ifdef CONFIG_ARM_ERRATA_460075
205
	teq	r6, #0x20			@ only present in r2p0
206 207 208 209
	mrceq	p15, 1, r10, c9, c0, 2		@ read L2 cache aux ctrl register
	tsteq	r10, #1 << 22
	orreq	r10, r10, #(1 << 22)		@ set the Write Allocate disable bit
	mcreq	p15, 1, r10, c9, c0, 2		@ write the L2 cache aux ctrl register
210
#endif
211 212 213 214 215 216 217 218 219 220 221 222
	b	3f

	/* Cortex-A9 Errata */
2:	ldr	r10, =0x00000c09		@ Cortex-A9 primary part number
	teq	r0, r10
	bne	3f
#ifdef CONFIG_ARM_ERRATA_742230
	cmp	r6, #0x22			@ only present up to r2p2
	mrcle	p15, 0, r10, c15, c0, 1		@ read diagnostic register
	orrle	r10, r10, #1 << 4		@ set bit #4
	mcrle	p15, 0, r10, c15, c0, 1		@ write diagnostic register
#endif
223 224 225 226 227 228 229 230 231
#ifdef CONFIG_ARM_ERRATA_742231
	teq	r6, #0x20			@ present in r2p0
	teqne	r6, #0x21			@ present in r2p1
	teqne	r6, #0x22			@ present in r2p2
	mrceq	p15, 0, r10, c15, c0, 1		@ read diagnostic register
	orreq	r10, r10, #1 << 12		@ set bit #12
	orreq	r10, r10, #1 << 22		@ set bit #22
	mcreq	p15, 0, r10, c15, c0, 1		@ write diagnostic register
#endif
232 233 234 235 236 237 238 239
#ifdef CONFIG_ARM_ERRATA_743622
	teq	r6, #0x20			@ present in r2p0
	teqne	r6, #0x21			@ present in r2p1
	teqne	r6, #0x22			@ present in r2p2
	mrceq	p15, 0, r10, c15, c0, 1		@ read diagnostic register
	orreq	r10, r10, #1 << 6		@ set bit #6
	mcreq	p15, 0, r10, c15, c0, 1		@ write diagnostic register
#endif
240 241 242
#if defined(CONFIG_ARM_ERRATA_751472) && defined(CONFIG_SMP)
	ALT_SMP(cmp r6, #0x30)			@ present prior to r3p0
	ALT_UP_B(1f)
243 244 245
	mrclt	p15, 0, r10, c15, c0, 1		@ read diagnostic register
	orrlt	r10, r10, #1 << 11		@ set bit #11
	mcrlt	p15, 0, r10, c15, c0, 1		@ write diagnostic register
246
1:
247
#endif
248

249
3:	mov	r10, #0
250 251
	mcr	p15, 0, r10, c7, c5, 0		@ I+BTB cache invalidate
	dsb
252
#ifdef CONFIG_MMU
253
	mcr	p15, 0, r10, c8, c7, 0		@ invalidate I + D TLBs
254
	v7_ttb_setup r10, r4, r8, r5		@ TTBCR, TTBRx setup
255 256
	ldr	r5, =PRRR			@ PRRR
	ldr	r6, =NMRR			@ NMRR
257 258
	mcr	p15, 0, r5, c10, c2, 0		@ write PRRR
	mcr	p15, 0, r6, c10, c2, 1		@ write NMRR
259
#endif
260 261
	adr	r5, v7_crval
	ldmia	r5, {r5, r6}
262 263
#ifdef CONFIG_CPU_ENDIAN_BE8
	orr	r6, r6, #1 << 25		@ big-endian page tables
264 265 266 267
#endif
#ifdef CONFIG_SWP_EMULATE
	orr     r5, r5, #(1 << 10)              @ set SW bit in "clear"
	bic     r6, r6, #(1 << 10)              @ clear it in "mmuset"
268
#endif
269 270 271
   	mrc	p15, 0, r0, c1, c0, 0		@ read control register
	bic	r0, r0, r5			@ clear bits them
	orr	r0, r0, r6			@ set them
272
 THUMB(	orr	r0, r0, #1 << 30	)	@ Thumb exceptions
273
	mov	pc, lr				@ return to head.S:__ret
274
ENDPROC(__v7_setup)
275

276
	.align	2
277 278 279
__v7_setup_stack:
	.space	4 * 11				@ 11 registers

280 281
	__INITDATA

282 283
	@ define struct processor (see <asm/proc-fns.h> and proc-macros.S)
	define_processor_functions v7, dabort=v7_early_abort, pabort=v7_pabort, suspend=1
284

285 286
	.section ".rodata"

287 288
	string	cpu_arch_name, "armv7"
	string	cpu_elf_name, "v7"
289 290 291 292
	.align

	.section ".proc.info.init", #alloc, #execinstr

293 294 295 296 297
	/*
	 * Standard v7 proc info content
	 */
.macro __v7_proc initfunc, mm_mmuflags = 0, io_mmuflags = 0, hwcaps = 0
	ALT_SMP(.long	PMD_TYPE_SECT | PMD_SECT_AP_WRITE | PMD_SECT_AP_READ | \
298
			PMD_SECT_AF | PMD_FLAGS_SMP | \mm_mmuflags)
299
	ALT_UP(.long	PMD_TYPE_SECT | PMD_SECT_AP_WRITE | PMD_SECT_AP_READ | \
300 301 302
			PMD_SECT_AF | PMD_FLAGS_UP | \mm_mmuflags)
	.long	PMD_TYPE_SECT | PMD_SECT_AP_WRITE | \
		PMD_SECT_AP_READ | PMD_SECT_AF | \io_mmuflags
303
	W(b)	\initfunc
304 305
	.long	cpu_arch_name
	.long	cpu_elf_name
306 307
	.long	HWCAP_SWP | HWCAP_HALF | HWCAP_THUMB | HWCAP_FAST_MULT | \
		HWCAP_EDSP | HWCAP_TLS | \hwcaps
308 309 310 311 312
	.long	cpu_v7_name
	.long	v7_processor_functions
	.long	v7wbi_tlb_fns
	.long	v6_user_fns
	.long	v7_cache_fns
313 314
.endm

315
#ifndef CONFIG_ARM_LPAE
P
Pawel Moll 已提交
316 317 318 319 320 321 322 323 324 325
	/*
	 * ARM Ltd. Cortex A5 processor.
	 */
	.type   __v7_ca5mp_proc_info, #object
__v7_ca5mp_proc_info:
	.long	0x410fc050
	.long	0xff0ffff0
	__v7_proc __v7_ca5mp_setup
	.size	__v7_ca5mp_proc_info, . - __v7_ca5mp_proc_info

326 327 328 329 330 331 332 333
	/*
	 * ARM Ltd. Cortex A9 processor.
	 */
	.type   __v7_ca9mp_proc_info, #object
__v7_ca9mp_proc_info:
	.long	0x410fc090
	.long	0xff0ffff0
	__v7_proc __v7_ca9mp_setup
334
	.size	__v7_ca9mp_proc_info, . - __v7_ca9mp_proc_info
335
#endif	/* CONFIG_ARM_LPAE */
336

337 338 339 340 341 342 343 344 345 346
	/*
	 * ARM Ltd. Cortex A7 processor.
	 */
	.type	__v7_ca7mp_proc_info, #object
__v7_ca7mp_proc_info:
	.long	0x410fc070
	.long	0xff0ffff0
	__v7_proc __v7_ca7mp_setup, hwcaps = HWCAP_IDIV
	.size	__v7_ca7mp_proc_info, . - __v7_ca7mp_proc_info

347 348 349 350 351 352 353 354 355 356
	/*
	 * ARM Ltd. Cortex A15 processor.
	 */
	.type	__v7_ca15mp_proc_info, #object
__v7_ca15mp_proc_info:
	.long	0x410fc0f0
	.long	0xff0ffff0
	__v7_proc __v7_ca15mp_setup, hwcaps = HWCAP_IDIV
	.size	__v7_ca15mp_proc_info, . - __v7_ca15mp_proc_info

357 358 359 360 361 362 363
	/*
	 * Match any ARMv7 processor core.
	 */
	.type	__v7_proc_info, #object
__v7_proc_info:
	.long	0x000f0000		@ Required ID value
	.long	0x000f0000		@ Mask for ID
364
	__v7_proc __v7_setup
365
	.size	__v7_proc_info, . - __v7_proc_info