xilinx_axi*: Re-implemented interconnect
Re-implemented the interconnect between the Xilinx AXI ethernet and DMA controllers. A QOM interface "stream" is created, for the two stream interfaces. As per Edgars request, this is designed to be more generic than AXI-stream, so in the future we may see more clients of this interface beyond AXI stream. This is based primarily on Paolos original refactoring of the interconnect. Signed-off-by: NPaolo Bonzini <pbonzini@redhat.com> Signed-off-by: NPeter A.G. Crosthwaite <peter.crosthwaite@petalogix.com> Signed-off-by: NEdgar E. Iglesias <edgar.iglesias@gmail.com>
Showing
hw/stream.c
0 → 100644
hw/stream.h
0 → 100644
hw/xilinx_axidma.h
已删除
100644 → 0
想要评论请 注册 或 登录