MEMCTL SR controls zero overhead loop buffer and number of ways enabled
in L1 caches.
Signed-off-by: NMax Filippov <jcmvbkbc@gmail.com>