• P
    target/arm: Implement ARMv8M's PMSAv8 registers · 0e1a46bb
    Peter Maydell 提交于
    As part of ARMv8M, we need to add support for the PMSAv8 MPU
    architecture.
    
    PMSAv8 differs from PMSAv7 both in register/data layout (for instance
    using base and limit registers rather than base and size) and also in
    behaviour (for example it does not have subregions); rather than
    trying to wedge it into the existing PMSAv7 code and data structures,
    we define separate ones.
    
    This commit adds the data structures which hold the state for a
    PMSAv8 MPU and the register interface to it.  The implementation of
    the MPU behaviour will be added in a subsequent commit.
    Signed-off-by: NPeter Maydell <peter.maydell@linaro.org>
    Reviewed-by: NRichard Henderson <richard.henderson@linaro.org>
    Message-id: 1503414539-28762-2-git-send-email-peter.maydell@linaro.org
    0e1a46bb
cpu.c 55.7 KB