spapr.h 4.2 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
/*
 * QEMU SPAPR PCI BUS definitions
 *
 * Copyright (c) 2011 Alexey Kardashevskiy <aik@au1.ibm.com>
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
 */
#if !defined(__HW_SPAPR_H__)
#error Please include spapr.h before this file!
#endif

#if !defined(__HW_SPAPR_PCI_H__)
#define __HW_SPAPR_PCI_H__

26 27
#include "hw/pci/pci.h"
#include "hw/pci/pci_host.h"
P
Paolo Bonzini 已提交
28
#include "hw/ppc/xics.h"
29

30
#define TYPE_SPAPR_PCI_HOST_BRIDGE "spapr-pci-host-bridge"
31
#define TYPE_SPAPR_PCI_VFIO_HOST_BRIDGE "spapr-pci-vfio-host-bridge"
32 33 34 35

#define SPAPR_PCI_HOST_BRIDGE(obj) \
    OBJECT_CHECK(sPAPRPHBState, (obj), TYPE_SPAPR_PCI_HOST_BRIDGE)

36 37 38
#define SPAPR_PCI_VFIO_HOST_BRIDGE(obj) \
    OBJECT_CHECK(sPAPRPHBVFIOState, (obj), TYPE_SPAPR_PCI_VFIO_HOST_BRIDGE)

39 40 41 42 43 44 45
#define SPAPR_PCI_HOST_BRIDGE_CLASS(klass) \
     OBJECT_CLASS_CHECK(sPAPRPHBClass, (klass), TYPE_SPAPR_PCI_HOST_BRIDGE)
#define SPAPR_PCI_HOST_BRIDGE_GET_CLASS(obj) \
     OBJECT_GET_CLASS(sPAPRPHBClass, (obj), TYPE_SPAPR_PCI_HOST_BRIDGE)

typedef struct sPAPRPHBClass sPAPRPHBClass;
typedef struct sPAPRPHBState sPAPRPHBState;
46
typedef struct sPAPRPHBVFIOState sPAPRPHBVFIOState;
47 48 49 50 51

struct sPAPRPHBClass {
    PCIHostBridgeClass parent_class;

    void (*finish_realize)(sPAPRPHBState *sphb, Error **errp);
G
Gavin Shan 已提交
52 53 54 55
    int (*eeh_set_option)(sPAPRPHBState *sphb, unsigned int addr, int option);
    int (*eeh_get_state)(sPAPRPHBState *sphb, int *state);
    int (*eeh_reset)(sPAPRPHBState *sphb, int option);
    int (*eeh_configure)(sPAPRPHBState *sphb);
56 57
};

58 59 60 61 62 63 64 65 66 67
typedef struct spapr_pci_msi {
    uint32_t first_irq;
    uint32_t num;
} spapr_pci_msi;

typedef struct spapr_pci_msi_mig {
    uint32_t key;
    spapr_pci_msi value;
} spapr_pci_msi_mig;

68
struct sPAPRPHBState {
A
Andreas Färber 已提交
69
    PCIHostState parent_obj;
70

71
    uint32_t index;
72
    uint64_t buid;
73
    char *dtbusname;
74
    bool dr_enabled;
75 76

    MemoryRegion memspace, iospace;
A
Avi Kivity 已提交
77
    hwaddr mem_win_addr, mem_win_size, io_win_addr, io_win_size;
78
    MemoryRegion memwindow, iowindow, msiwindow;
79

80
    uint32_t dma_liobn;
81
    AddressSpace iommu_as;
82
    MemoryRegion iommu_root;
83

84
    struct spapr_pci_lsi {
85
        uint32_t irq;
86
    } lsi_table[PCI_NUM_PINS];
87

88 89 90 91
    GHashTable *msi;
    /* Temporary cache for migration purposes */
    int32_t msi_devs_num;
    spapr_pci_msi_mig *msi_devs;
92

93
    QLIST_ENTRY(sPAPRPHBState) list;
94
};
95

96 97 98 99 100 101
struct sPAPRPHBVFIOState {
    sPAPRPHBState phb;

    int32_t iommugroupid;
};

102 103
#define SPAPR_PCI_MAX_INDEX          255

104 105
#define SPAPR_PCI_BASE_BUID          0x800000020000000ULL

106 107
#define SPAPR_PCI_MEM_WIN_BUS_OFFSET 0x80000000ULL

108 109 110
#define SPAPR_PCI_WINDOW_BASE        0x10000000000ULL
#define SPAPR_PCI_WINDOW_SPACING     0x1000000000ULL
#define SPAPR_PCI_MMIO_WIN_OFF       0xA0000000
111 112
#define SPAPR_PCI_MMIO_WIN_SIZE      (SPAPR_PCI_WINDOW_SPACING - \
                                     SPAPR_PCI_MEM_WIN_BUS_OFFSET)
113 114
#define SPAPR_PCI_IO_WIN_OFF         0x80000000
#define SPAPR_PCI_IO_WIN_SIZE        0x10000
115 116

#define SPAPR_PCI_MSI_WINDOW         0x40000000000ULL
117

118 119
#define SPAPR_PCI_DMA32_SIZE         0x40000000

120 121 122 123 124
static inline qemu_irq spapr_phb_lsi_qirq(struct sPAPRPHBState *phb, int pin)
{
    return xics_get_qirq(spapr->icp, phb->lsi_table[pin].irq);
}

125
PCIHostState *spapr_create_phb(sPAPREnvironment *spapr, int index);
126

127 128 129
int spapr_populate_pci_dt(sPAPRPHBState *phb,
                          uint32_t xics_phandle,
                          void *fdt);
130

131 132
void spapr_pci_msi_init(sPAPREnvironment *spapr, hwaddr addr);

133 134
void spapr_pci_rtas_init(void);

135 136 137 138
sPAPRPHBState *spapr_pci_find_phb(sPAPREnvironment *spapr, uint64_t buid);
PCIDevice *spapr_pci_find_dev(sPAPREnvironment *spapr, uint64_t buid,
                              uint32_t config_addr);

139
#endif /* __HW_SPAPR_PCI_H__ */