1. 26 1月, 2013 1 次提交
  2. 17 1月, 2013 1 次提交
  3. 12 1月, 2013 3 次提交
  4. 08 1月, 2013 2 次提交
  5. 05 1月, 2013 19 次提交
  6. 28 12月, 2012 1 次提交
  7. 18 12月, 2012 6 次提交
  8. 17 12月, 2012 1 次提交
  9. 12 12月, 2012 1 次提交
    • R
      MIPS: Cavium: Add EDAC support. · f65aad41
      Ralf Baechle 提交于
      Drivers for EDAC on Cavium.  Supported subsystems are:
      
       o CPU primary caches.  These are parity protected only, so only error
         reporting.
       o Second level cache - ECC protected, provides SECDED.
       o Memory: ECC / SECDEC if used with suitable DRAM modules.  The driver will
         will only initialize if ECC is enabled on a system so is safe to run on
         non-ECC memory.
       o PCI: Parity error reporting
      
      Since it is very hard to test this sort of code the implementation is very
      conservative and uses polling where possible for now.
      Signed-off-by: NRalf Baechle <ralf@linux-mips.org>
      Reviewed-by: NBorislav Petkov <borislav.petkov@amd.com>
      f65aad41
  10. 11 12月, 2012 2 次提交
  11. 07 12月, 2012 2 次提交
  12. 06 12月, 2012 1 次提交