tegra20.dtsi 6.2 KB
Newer Older
G
Grant Likely 已提交
1 2 3 4 5 6
/include/ "skeleton.dtsi"

/ {
	compatible = "nvidia,tegra20";
	interrupt-parent = <&intc>;

7 8 9 10 11 12 13 14 15
	cache-controller@50043000 {
		compatible = "arm,pl310-cache";
		reg = <0x50043000 0x1000>;
		arm,data-latency = <5 5 2>;
		arm,tag-latency = <4 4 2>;
		cache-unified;
		cache-level = <2>;
	};

16
	intc: interrupt-controller {
17
		compatible = "arm,cortex-a9-gic";
18 19
		reg = <0x50041000 0x1000
		       0x50040100 0x0100>;
20 21
		interrupt-controller;
		#interrupt-cells = <3>;
G
Grant Likely 已提交
22 23
	};

24
	apbdma: dma {
25 26
		compatible = "nvidia,tegra20-apbdma";
		reg = <0x6000a000 0x1200>;
27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42
		interrupts = <0 104 0x04
			      0 105 0x04
			      0 106 0x04
			      0 107 0x04
			      0 108 0x04
			      0 109 0x04
			      0 110 0x04
			      0 111 0x04
			      0 112 0x04
			      0 113 0x04
			      0 114 0x04
			      0 115 0x04
			      0 116 0x04
			      0 117 0x04
			      0 118 0x04
			      0 119 0x04>;
43 44
	};

45 46 47
	ahb {
		compatible = "nvidia,tegra20-ahb";
		reg = <0x6000c004 0x10c>; /* AHB Arbitration + Gizmo Controller */
G
Grant Likely 已提交
48 49
	};

50
	gpio: gpio {
G
Grant Likely 已提交
51
		compatible = "nvidia,tegra20-gpio";
52 53 54 55 56 57 58 59
		reg = <0x6000d000 0x1000>;
		interrupts = <0 32 0x04
			      0 33 0x04
			      0 34 0x04
			      0 35 0x04
			      0 55 0x04
			      0 87 0x04
			      0 89 0x04>;
G
Grant Likely 已提交
60 61
		#gpio-cells = <2>;
		gpio-controller;
62 63
		#interrupt-cells = <2>;
		interrupt-controller;
G
Grant Likely 已提交
64 65
	};

66
	pinmux: pinmux {
67
		compatible = "nvidia,tegra20-pinmux";
68 69 70 71
		reg = <0x70000014 0x10   /* Tri-state registers */
		       0x70000080 0x20   /* Mux registers */
		       0x700000a0 0x14   /* Pull-up/down registers */
		       0x70000868 0xa8>; /* Pad control registers */
72 73
	};

74 75 76 77 78 79 80 81 82 83
	das {
		compatible = "nvidia,tegra20-das";
		reg = <0x70000c00 0x80>;
	};

	tegra_i2s1: i2s@70002800 {
		compatible = "nvidia,tegra20-i2s";
		reg = <0x70002800 0x200>;
		interrupts = <0 13 0x04>;
		nvidia,dma-request-selector = <&apbdma 2>;
84
		status = "disabled";
85 86 87 88 89 90 91
	};

	tegra_i2s2: i2s@70002a00 {
		compatible = "nvidia,tegra20-i2s";
		reg = <0x70002a00 0x200>;
		interrupts = <0 3 0x04>;
		nvidia,dma-request-selector = <&apbdma 1>;
92
		status = "disabled";
93 94
	};

G
Grant Likely 已提交
95 96 97 98
	serial@70006000 {
		compatible = "nvidia,tegra20-uart";
		reg = <0x70006000 0x40>;
		reg-shift = <2>;
99
		interrupts = <0 36 0x04>;
100
		status = "disabled";
G
Grant Likely 已提交
101 102 103 104 105 106
	};

	serial@70006040 {
		compatible = "nvidia,tegra20-uart";
		reg = <0x70006040 0x40>;
		reg-shift = <2>;
107
		interrupts = <0 37 0x04>;
108
		status = "disabled";
G
Grant Likely 已提交
109 110 111 112 113 114
	};

	serial@70006200 {
		compatible = "nvidia,tegra20-uart";
		reg = <0x70006200 0x100>;
		reg-shift = <2>;
115
		interrupts = <0 46 0x04>;
116
		status = "disabled";
G
Grant Likely 已提交
117 118 119 120 121 122
	};

	serial@70006300 {
		compatible = "nvidia,tegra20-uart";
		reg = <0x70006300 0x100>;
		reg-shift = <2>;
123
		interrupts = <0 90 0x04>;
124
		status = "disabled";
G
Grant Likely 已提交
125 126 127 128 129 130
	};

	serial@70006400 {
		compatible = "nvidia,tegra20-uart";
		reg = <0x70006400 0x100>;
		reg-shift = <2>;
131
		interrupts = <0 91 0x04>;
132
		status = "disabled";
G
Grant Likely 已提交
133 134
	};

T
Thierry Reding 已提交
135
	pwm: pwm {
136 137 138 139 140
		compatible = "nvidia,tegra20-pwm";
		reg = <0x7000a000 0x100>;
		#pwm-cells = <2>;
	};

141 142 143 144
	i2c@7000c000 {
		compatible = "nvidia,tegra20-i2c";
		reg = <0x7000c000 0x100>;
		interrupts = <0 38 0x04>;
145 146
		#address-cells = <1>;
		#size-cells = <0>;
147
		status = "disabled";
148 149
	};

150 151 152 153
	i2c@7000c400 {
		compatible = "nvidia,tegra20-i2c";
		reg = <0x7000c400 0x100>;
		interrupts = <0 84 0x04>;
154 155
		#address-cells = <1>;
		#size-cells = <0>;
156
		status = "disabled";
G
Grant Likely 已提交
157 158
	};

159 160 161 162
	i2c@7000c500 {
		compatible = "nvidia,tegra20-i2c";
		reg = <0x7000c500 0x100>;
		interrupts = <0 92 0x04>;
163 164
		#address-cells = <1>;
		#size-cells = <0>;
165
		status = "disabled";
G
Grant Likely 已提交
166 167
	};

168 169 170 171
	i2c@7000d000 {
		compatible = "nvidia,tegra20-i2c-dvc";
		reg = <0x7000d000 0x200>;
		interrupts = <0 53 0x04>;
172 173
		#address-cells = <1>;
		#size-cells = <0>;
174
		status = "disabled";
G
Grant Likely 已提交
175 176
	};

177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216
	spi@7000d400 {
		compatible = "nvidia,tegra20-slink";
		reg = <0x7000d400 0x200>;
		interrupts = <0 59 0x04>;
		nvidia,dma-request-selector = <&apbdma 15>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	spi@7000d600 {
		compatible = "nvidia,tegra20-slink";
		reg = <0x7000d600 0x200>;
		interrupts = <0 82 0x04>;
		nvidia,dma-request-selector = <&apbdma 16>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	spi@7000d800 {
		compatible = "nvidia,tegra20-slink";
		reg = <0x7000d480 0x200>;
		interrupts = <0 83 0x04>;
		nvidia,dma-request-selector = <&apbdma 17>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	spi@7000da00 {
		compatible = "nvidia,tegra20-slink";
		reg = <0x7000da00 0x200>;
		interrupts = <0 93 0x04>;
		nvidia,dma-request-selector = <&apbdma 18>;
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

217 218 219 220 221
	pmc {
		compatible = "nvidia,tegra20-pmc";
		reg = <0x7000e400 0x400>;
	};

222
	memory-controller@7000f000 {
223 224 225 226 227 228 229 230 231 232 233 234
		compatible = "nvidia,tegra20-mc";
		reg = <0x7000f000 0x024
		       0x7000f03c 0x3c4>;
		interrupts = <0 77 0x04>;
	};

	gart {
		compatible = "nvidia,tegra20-gart";
		reg = <0x7000f024 0x00000018	/* controller registers */
		       0x58000000 0x02000000>;	/* GART aperture */
	};

235
	memory-controller@7000f400 {
236 237
		compatible = "nvidia,tegra20-emc";
		reg = <0x7000f400 0x200>;
238 239
		#address-cells = <1>;
		#size-cells = <0>;
G
Grant Likely 已提交
240
	};
241 242 243 244

	usb@c5000000 {
		compatible = "nvidia,tegra20-ehci", "usb-ehci";
		reg = <0xc5000000 0x4000>;
245
		interrupts = <0 20 0x04>;
246
		phy_type = "utmi";
247
		nvidia,has-legacy-mode;
248
		status = "disabled";
249 250 251 252 253
	};

	usb@c5004000 {
		compatible = "nvidia,tegra20-ehci", "usb-ehci";
		reg = <0xc5004000 0x4000>;
254
		interrupts = <0 21 0x04>;
255
		phy_type = "ulpi";
256
		status = "disabled";
257 258 259 260 261
	};

	usb@c5008000 {
		compatible = "nvidia,tegra20-ehci", "usb-ehci";
		reg = <0xc5008000 0x4000>;
262
		interrupts = <0 97 0x04>;
263
		phy_type = "utmi";
264
		status = "disabled";
265
	};
266

267 268 269 270
	sdhci@c8000000 {
		compatible = "nvidia,tegra20-sdhci";
		reg = <0xc8000000 0x200>;
		interrupts = <0 14 0x04>;
271
		status = "disabled";
272
	};
273

274 275 276 277
	sdhci@c8000200 {
		compatible = "nvidia,tegra20-sdhci";
		reg = <0xc8000200 0x200>;
		interrupts = <0 15 0x04>;
278
		status = "disabled";
279
	};
280

281 282 283 284
	sdhci@c8000400 {
		compatible = "nvidia,tegra20-sdhci";
		reg = <0xc8000400 0x200>;
		interrupts = <0 19 0x04>;
285
		status = "disabled";
286 287 288 289 290 291
	};

	sdhci@c8000600 {
		compatible = "nvidia,tegra20-sdhci";
		reg = <0xc8000600 0x200>;
		interrupts = <0 31 0x04>;
292
		status = "disabled";
293 294 295 296 297 298
	};

	pmu {
		compatible = "arm,cortex-a9-pmu";
		interrupts = <0 56 0x04
			      0 57 0x04>;
299
	};
G
Grant Likely 已提交
300
};