omap_crtc.c 23.3 KB
Newer Older
1
/*
R
Rob Clark 已提交
2
 * drivers/gpu/drm/omapdrm/omap_crtc.c
3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
 *
 * Copyright (C) 2011 Texas Instruments
 * Author: Rob Clark <rob@ti.com>
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License version 2 as published by
 * the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but WITHOUT
 * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
 * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
 * more details.
 *
 * You should have received a copy of the GNU General Public License along with
 * this program.  If not, see <http://www.gnu.org/licenses/>.
 */

20 21
#include <linux/completion.h>

22 23
#include <drm/drm_atomic.h>
#include <drm/drm_atomic_helper.h>
24 25
#include <drm/drm_crtc.h>
#include <drm/drm_crtc_helper.h>
26
#include <drm/drm_mode.h>
27
#include <drm/drm_plane_helper.h>
28 29

#include "omap_drv.h"
30 31 32

#define to_omap_crtc(x) container_of(x, struct omap_crtc, base)

33 34 35 36 37 38 39
enum omap_page_flip_state {
	OMAP_PAGE_FLIP_IDLE,
	OMAP_PAGE_FLIP_WAIT,
	OMAP_PAGE_FLIP_QUEUED,
	OMAP_PAGE_FLIP_CANCELLED,
};

40 41
struct omap_crtc {
	struct drm_crtc base;
42

43
	const char *name;
44 45 46
	int pipe;
	enum omap_channel channel;
	struct omap_overlay_manager_info info;
47
	struct drm_encoder *current_encoder;
48 49 50 51 52 53 54

	/*
	 * Temporary: eventually this will go away, but it is needed
	 * for now to keep the output's happy.  (They only need
	 * mgr->id.)  Eventually this will be replaced w/ something
	 * more common-panel-framework-y
	 */
55
	struct omap_overlay_manager *mgr;
56 57 58 59

	struct omap_video_timings timings;
	bool enabled;

60
	struct omap_drm_irq vblank_irq;
61 62
	struct omap_drm_irq error_irq;

63 64
	/* list of framebuffers to unpin */
	struct list_head pending_unpins;
65

66
	/*
67 68 69 70
	 * flip_state flag indicates the current page flap state: IDLE if no
	 * page queue has been submitted, WAIT when waiting for GEM async
	 * completion, QUEUED when the page flip has been queued to the hardware
	 * or CANCELLED when the CRTC is turned off before the flip gets queued
71 72
	 * to the hardware. The flip event, if any, is stored in flip_event, and
	 * the framebuffer queued for page flip is stored in flip_fb. The
73
	 * flip_wait wait queue is used to wait for page flip completion.
74 75 76 77 78 79
	 *
	 * The flip_work work queue handles page flip requests without caring
	 * about what context the GEM async callback is called from. Possibly we
	 * should just make omap_gem always call the cb from the worker so we
	 * don't have to care about this.
	 */
80
	enum omap_page_flip_state flip_state;
81
	struct drm_pending_vblank_event *flip_event;
82
	struct drm_framebuffer *flip_fb;
83
	wait_queue_head_t flip_wait;
84
	struct work_struct flip_work;
85

86 87
	struct completion completion;

88
	bool ignore_digit_sync_lost;
89 90
};

91 92 93 94 95
struct omap_framebuffer_unpin {
	struct list_head list;
	struct drm_framebuffer *fb;
};

96 97 98 99
/* -----------------------------------------------------------------------------
 * Helper Functions
 */

100 101 102 103 104 105 106
uint32_t pipe2vbl(struct drm_crtc *crtc)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);

	return dispc_mgr_get_vsync_irq(omap_crtc->channel);
}

107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122
const struct omap_video_timings *omap_crtc_timings(struct drm_crtc *crtc)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	return &omap_crtc->timings;
}

enum omap_channel omap_crtc_channel(struct drm_crtc *crtc)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	return omap_crtc->channel;
}

/* -----------------------------------------------------------------------------
 * DSS Manager Functions
 */

123 124 125 126 127 128 129 130 131
/*
 * Manager-ops, callbacks from output when they need to configure
 * the upstream part of the video pipe.
 *
 * Most of these we can ignore until we add support for command-mode
 * panels.. for video-mode the crtc-helpers already do an adequate
 * job of sequencing the setup of the video pipe in the proper order
 */

132 133 134
/* ovl-mgr-id -> crtc */
static struct omap_crtc *omap_crtcs[8];

135
/* we can probably ignore these until we support command-mode panels: */
136
static int omap_crtc_dss_connect(struct omap_overlay_manager *mgr,
137
		struct omap_dss_device *dst)
138 139 140 141 142 143 144 145 146 147 148 149 150
{
	if (mgr->output)
		return -EINVAL;

	if ((mgr->supported_outputs & dst->id) == 0)
		return -EINVAL;

	dst->manager = mgr;
	mgr->output = dst;

	return 0;
}

151
static void omap_crtc_dss_disconnect(struct omap_overlay_manager *mgr,
152
		struct omap_dss_device *dst)
153 154 155 156 157
{
	mgr->output->manager = NULL;
	mgr->output = NULL;
}

158
static void omap_crtc_dss_start_update(struct omap_overlay_manager *mgr)
159 160 161
{
}

162
/* Called only from omap_crtc_setup and suspend/resume handlers. */
163 164 165 166 167 168 169 170 171 172 173 174
static void omap_crtc_set_enabled(struct drm_crtc *crtc, bool enable)
{
	struct drm_device *dev = crtc->dev;
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	enum omap_channel channel = omap_crtc->channel;
	struct omap_irq_wait *wait;
	u32 framedone_irq, vsync_irq;
	int ret;

	if (dispc_mgr_is_enabled(channel) == enable)
		return;

175 176 177 178 179 180 181
	if (omap_crtc->channel == OMAP_DSS_CHANNEL_DIGIT) {
		/*
		 * Digit output produces some sync lost interrupts during the
		 * first frame when enabling, so we need to ignore those.
		 */
		omap_crtc->ignore_digit_sync_lost = true;
	}
182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211

	framedone_irq = dispc_mgr_get_framedone_irq(channel);
	vsync_irq = dispc_mgr_get_vsync_irq(channel);

	if (enable) {
		wait = omap_irq_wait_init(dev, vsync_irq, 1);
	} else {
		/*
		 * When we disable the digit output, we need to wait for
		 * FRAMEDONE to know that DISPC has finished with the output.
		 *
		 * OMAP2/3 does not have FRAMEDONE irq for digit output, and in
		 * that case we need to use vsync interrupt, and wait for both
		 * even and odd frames.
		 */

		if (framedone_irq)
			wait = omap_irq_wait_init(dev, framedone_irq, 1);
		else
			wait = omap_irq_wait_init(dev, vsync_irq, 2);
	}

	dispc_mgr_enable(channel, enable);

	ret = omap_irq_wait(dev, wait, msecs_to_jiffies(100));
	if (ret) {
		dev_err(dev->dev, "%s: timeout waiting for %s\n",
				omap_crtc->name, enable ? "enable" : "disable");
	}

212 213 214 215 216
	if (omap_crtc->channel == OMAP_DSS_CHANNEL_DIGIT) {
		omap_crtc->ignore_digit_sync_lost = false;
		/* make sure the irq handler sees the value above */
		mb();
	}
217 218
}

219

220
static int omap_crtc_dss_enable(struct omap_overlay_manager *mgr)
221
{
222 223 224 225 226
	struct omap_crtc *omap_crtc = omap_crtcs[mgr->id];

	dispc_mgr_setup(omap_crtc->channel, &omap_crtc->info);
	dispc_mgr_set_timings(omap_crtc->channel,
			&omap_crtc->timings);
227
	omap_crtc_set_enabled(&omap_crtc->base, true);
228

229 230 231
	return 0;
}

232
static void omap_crtc_dss_disable(struct omap_overlay_manager *mgr)
233
{
234 235
	struct omap_crtc *omap_crtc = omap_crtcs[mgr->id];

236
	omap_crtc_set_enabled(&omap_crtc->base, false);
237 238
}

239
static void omap_crtc_dss_set_timings(struct omap_overlay_manager *mgr,
240 241
		const struct omap_video_timings *timings)
{
242
	struct omap_crtc *omap_crtc = omap_crtcs[mgr->id];
243 244 245 246
	DBG("%s", omap_crtc->name);
	omap_crtc->timings = *timings;
}

247
static void omap_crtc_dss_set_lcd_config(struct omap_overlay_manager *mgr,
248 249
		const struct dss_lcd_mgr_config *config)
{
250
	struct omap_crtc *omap_crtc = omap_crtcs[mgr->id];
251 252 253 254
	DBG("%s", omap_crtc->name);
	dispc_mgr_set_lcd_config(omap_crtc->channel, config);
}

255
static int omap_crtc_dss_register_framedone(
256 257 258 259 260 261
		struct omap_overlay_manager *mgr,
		void (*handler)(void *), void *data)
{
	return 0;
}

262
static void omap_crtc_dss_unregister_framedone(
263 264 265 266 267 268
		struct omap_overlay_manager *mgr,
		void (*handler)(void *), void *data)
{
}

static const struct dss_mgr_ops mgr_ops = {
269 270 271 272 273 274 275 276 277
	.connect = omap_crtc_dss_connect,
	.disconnect = omap_crtc_dss_disconnect,
	.start_update = omap_crtc_dss_start_update,
	.enable = omap_crtc_dss_enable,
	.disable = omap_crtc_dss_disable,
	.set_timings = omap_crtc_dss_set_timings,
	.set_lcd_config = omap_crtc_dss_set_lcd_config,
	.register_framedone_handler = omap_crtc_dss_register_framedone,
	.unregister_framedone_handler = omap_crtc_dss_unregister_framedone,
278 279
};

280
/* -----------------------------------------------------------------------------
281
 * Setup, Flush and Page Flip
282 283
 */

284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302
void omap_crtc_cancel_page_flip(struct drm_crtc *crtc, struct drm_file *file)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	struct drm_device *dev = crtc->dev;
	unsigned long flags;

	spin_lock_irqsave(&dev->event_lock, flags);

	/* Only complete events queued for our file handle. */
	if (omap_crtc->flip_event &&
	    file == omap_crtc->flip_event->base.file_priv) {
		drm_send_vblank_event(dev, omap_crtc->pipe,
				      omap_crtc->flip_event);
		omap_crtc->flip_event = NULL;
	}

	spin_unlock_irqrestore(&dev->event_lock, flags);
}

303 304 305 306 307 308 309 310 311 312 313 314 315 316
/* Must be called with dev->event_lock locked. */
static void omap_crtc_complete_page_flip(struct drm_crtc *crtc,
					 enum omap_page_flip_state state)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	struct drm_device *dev = crtc->dev;

	if (omap_crtc->flip_event) {
		drm_send_vblank_event(dev, omap_crtc->pipe,
				      omap_crtc->flip_event);
		omap_crtc->flip_event = NULL;
	}

	omap_crtc->flip_state = state;
317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371

	if (state == OMAP_PAGE_FLIP_IDLE)
		wake_up(&omap_crtc->flip_wait);
}

static bool omap_crtc_page_flip_pending(struct drm_crtc *crtc)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	struct drm_device *dev = crtc->dev;
	unsigned long flags;
	bool pending;

	spin_lock_irqsave(&dev->event_lock, flags);
	pending = omap_crtc->flip_state != OMAP_PAGE_FLIP_IDLE;
	spin_unlock_irqrestore(&dev->event_lock, flags);

	return pending;
}

static void omap_crtc_wait_page_flip(struct drm_crtc *crtc)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	struct drm_device *dev = crtc->dev;
	bool cancelled = false;
	unsigned long flags;

	/*
	 * If we're still waiting for the GEM async operation to complete just
	 * cancel the page flip, as we're holding the CRTC mutex preventing the
	 * page flip work handler from queueing the page flip.
	 *
	 * We can't release the reference to the frame buffer here as the async
	 * operation doesn't keep its own reference to the buffer. We'll just
	 * let the page flip work queue handle that.
	 */
	spin_lock_irqsave(&dev->event_lock, flags);
	if (omap_crtc->flip_state == OMAP_PAGE_FLIP_WAIT) {
		omap_crtc_complete_page_flip(crtc, OMAP_PAGE_FLIP_CANCELLED);
		cancelled = true;
	}
	spin_unlock_irqrestore(&dev->event_lock, flags);

	if (cancelled)
		return;

	if (wait_event_timeout(omap_crtc->flip_wait,
			       !omap_crtc_page_flip_pending(crtc),
			       msecs_to_jiffies(50)))
		return;

	dev_warn(crtc->dev->dev, "page flip timeout!\n");

	spin_lock_irqsave(&dev->event_lock, flags);
	omap_crtc_complete_page_flip(crtc, OMAP_PAGE_FLIP_IDLE);
	spin_unlock_irqrestore(&dev->event_lock, flags);
372 373
}

374 375 376 377
static void omap_crtc_error_irq(struct omap_drm_irq *irq, uint32_t irqstatus)
{
	struct omap_crtc *omap_crtc =
			container_of(irq, struct omap_crtc, error_irq);
378 379 380 381 382 383 384

	if (omap_crtc->ignore_digit_sync_lost) {
		irqstatus &= ~DISPC_IRQ_SYNC_LOST_DIGIT;
		if (!irqstatus)
			return;
	}

385
	DRM_ERROR_RATELIMITED("%s: errors: %08x\n", omap_crtc->name, irqstatus);
386 387
}

388
static void omap_crtc_vblank_irq(struct omap_drm_irq *irq, uint32_t irqstatus)
389 390
{
	struct omap_crtc *omap_crtc =
391 392 393
			container_of(irq, struct omap_crtc, vblank_irq);
	struct drm_device *dev = omap_crtc->base.dev;
	unsigned long flags;
394

395 396 397 398 399 400 401
	if (dispc_mgr_go_busy(omap_crtc->channel))
		return;

	DBG("%s: apply done", omap_crtc->name);
	__omap_irq_unregister(dev, &omap_crtc->vblank_irq);

	/* wakeup userspace */
402 403
	spin_lock_irqsave(&dev->event_lock, flags);
	omap_crtc_complete_page_flip(&omap_crtc->base, OMAP_PAGE_FLIP_IDLE);
404 405 406
	spin_unlock_irqrestore(&dev->event_lock, flags);

	complete(&omap_crtc->completion);
407 408
}

409
int omap_crtc_flush(struct drm_crtc *crtc)
410
{
411 412
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	struct omap_framebuffer_unpin *fb, *next;
413

414
	DBG("%s: GO", omap_crtc->name);
415

416 417
	WARN_ON(!drm_modeset_is_locked(&crtc->mutex));
	WARN_ON(omap_crtc->vblank_irq.registered);
418

419
	dispc_runtime_get();
420

421 422 423
	if (dispc_mgr_is_enabled(omap_crtc->channel)) {
		dispc_mgr_go(omap_crtc->channel);
		omap_irq_register(crtc->dev, &omap_crtc->vblank_irq);
424

425 426 427 428
		WARN_ON(!wait_for_completion_timeout(&omap_crtc->completion,
						     msecs_to_jiffies(100)));
		reinit_completion(&omap_crtc->completion);
	}
429

430
	dispc_runtime_put();
431

432 433 434 435 436 437
	/* Unpin and unreference pending framebuffers. */
	list_for_each_entry_safe(fb, next, &omap_crtc->pending_unpins, list) {
		omap_framebuffer_unpin(fb->fb);
		drm_framebuffer_unreference(fb->fb);
		list_del(&fb->list);
		kfree(fb);
438 439
	}

440
	return 0;
441 442
}

443
int omap_crtc_queue_unpin(struct drm_crtc *crtc, struct drm_framebuffer *fb)
444 445
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
446
	struct omap_framebuffer_unpin *unpin;
447

448 449 450
	unpin = kzalloc(sizeof(*unpin), GFP_KERNEL);
	if (!unpin)
		return -ENOMEM;
451

452 453
	unpin->fb = fb;
	list_add_tail(&unpin->list, &omap_crtc->pending_unpins);
454 455 456 457

	return 0;
}

458
static void omap_crtc_setup(struct drm_crtc *crtc)
459
{
460
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
461 462 463 464 465 466
	struct omap_drm_private *priv = crtc->dev->dev_private;
	struct drm_encoder *encoder = NULL;
	unsigned int i;

	DBG("%s: enabled=%d", omap_crtc->name, omap_crtc->enabled);

467 468
	dispc_runtime_get();

469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492
	for (i = 0; i < priv->num_encoders; i++) {
		if (priv->encoders[i]->crtc == crtc) {
			encoder = priv->encoders[i];
			break;
		}
	}

	if (omap_crtc->current_encoder && encoder != omap_crtc->current_encoder)
		omap_encoder_set_enabled(omap_crtc->current_encoder, false);

	omap_crtc->current_encoder = encoder;

	if (!omap_crtc->enabled) {
		if (encoder)
			omap_encoder_set_enabled(encoder, false);
	} else {
		if (encoder) {
			omap_encoder_set_enabled(encoder, false);
			omap_encoder_update(encoder, omap_crtc->mgr,
					&omap_crtc->timings);
			omap_encoder_set_enabled(encoder, true);
		}
	}

493
	dispc_runtime_put();
494 495 496 497
}

/* -----------------------------------------------------------------------------
 * CRTC Functions
498 499
 */

500 501 502
static void omap_crtc_destroy(struct drm_crtc *crtc)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
503 504 505

	DBG("%s", omap_crtc->name);

506
	WARN_ON(omap_crtc->vblank_irq.registered);
507 508
	omap_irq_unregister(crtc->dev, &omap_crtc->error_irq);

509
	drm_crtc_cleanup(crtc);
510

511 512 513
	kfree(omap_crtc);
}

514 515 516 517 518 519 520 521
static bool omap_crtc_mode_fixup(struct drm_crtc *crtc,
		const struct drm_display_mode *mode,
		struct drm_display_mode *adjusted_mode)
{
	return true;
}

static void omap_crtc_enable(struct drm_crtc *crtc)
522
{
523
	struct omap_drm_private *priv = crtc->dev->dev_private;
524
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
525
	unsigned int i;
526

527
	DBG("%s", omap_crtc->name);
528

529
	if (omap_crtc->enabled)
530
		return;
531

532
	/* Enable all planes associated with the CRTC. */
533 534 535 536
	for (i = 0; i < priv->num_planes; i++) {
		struct drm_plane *plane = priv->planes[i];

		if (plane->crtc == crtc)
537
			WARN_ON(omap_plane_set_enable(plane, true));
538
	}
539

540
	omap_crtc->enabled = true;
541 542 543

	omap_crtc_setup(crtc);
	omap_crtc_flush(crtc);
544

545 546 547
	dispc_runtime_get();
	drm_crtc_vblank_on(crtc);
	dispc_runtime_put();
548 549
}

550
static void omap_crtc_disable(struct drm_crtc *crtc)
551
{
552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573
	struct omap_drm_private *priv = crtc->dev->dev_private;
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	unsigned int i;

	DBG("%s", omap_crtc->name);

	if (!omap_crtc->enabled)
		return;

	omap_crtc_wait_page_flip(crtc);
	dispc_runtime_get();
	drm_crtc_vblank_off(crtc);
	dispc_runtime_put();

	/* Disable all planes associated with the CRTC. */
	for (i = 0; i < priv->num_planes; i++) {
		struct drm_plane *plane = priv->planes[i];

		if (plane->crtc == crtc)
			WARN_ON(omap_plane_set_enable(plane, false));
	}

574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590
	/*
	 * HACK: Unpin the primary plane frame buffer if we're disabled without
	 * going through full mode set.
	 * HACK: The legacy set config helper drm_crtc_helper_set_config() that
	 * we still use calls the .disable() operation directly when called with
	 * a NULL frame buffer (for instance from drm_fb_release()). As a result
	 * the CRTC is disabled without going through a full mode set, and the
	 * primary plane' framebuffer is kept pin. Unpin it manually here until
	 * we switch to the atomic set config helper.
	 */
	if (crtc->primary->fb) {
		const struct drm_plane_helper_funcs *funcs;

		funcs = crtc->primary->helper_private;
		funcs->cleanup_fb(crtc->primary, crtc->primary->fb, NULL);
	}

591 592 593 594
	omap_crtc->enabled = false;

	omap_crtc_setup(crtc);
	omap_crtc_flush(crtc);
595 596
}

597
static void omap_crtc_mode_set_nofb(struct drm_crtc *crtc)
598 599
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
600
	struct drm_display_mode *mode = &crtc->state->adjusted_mode;
601 602

	DBG("%s: set mode: %d:\"%s\" %d %d %d %d %d %d %d %d %d %d 0x%x 0x%x",
603 604 605 606 607
	    omap_crtc->name, mode->base.id, mode->name,
	    mode->vrefresh, mode->clock,
	    mode->hdisplay, mode->hsync_start, mode->hsync_end, mode->htotal,
	    mode->vdisplay, mode->vsync_start, mode->vsync_end, mode->vtotal,
	    mode->type, mode->flags);
608 609

	copy_timings_drm_to_omap(&omap_crtc->timings, mode);
610 611
}

612 613 614 615 616 617 618 619 620 621 622 623 624
static void omap_crtc_dpms(struct drm_crtc *crtc, int mode)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	bool enable = (mode == DRM_MODE_DPMS_ON);

	DBG("%s: %d", omap_crtc->name, mode);

	if (enable)
		omap_crtc_enable(crtc);
	else
		omap_crtc_disable(crtc);
}

625 626 627
static void omap_crtc_prepare(struct drm_crtc *crtc)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
628
	DBG("%s", omap_crtc->name);
629 630 631 632 633 634
	omap_crtc_dpms(crtc, DRM_MODE_DPMS_OFF);
}

static void omap_crtc_commit(struct drm_crtc *crtc)
{
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
635
	DBG("%s", omap_crtc->name);
636 637 638
	omap_crtc_dpms(crtc, DRM_MODE_DPMS_ON);
}

639 640 641 642 643 644 645 646 647 648 649 650
static void omap_crtc_atomic_begin(struct drm_crtc *crtc)
{
	dispc_runtime_get();
}

static void omap_crtc_atomic_flush(struct drm_crtc *crtc)
{
	omap_crtc_flush(crtc);

	dispc_runtime_put();
}

651
static void page_flip_worker(struct work_struct *work)
652
{
653
	struct omap_crtc *omap_crtc =
654
			container_of(work, struct omap_crtc, flip_work);
655 656
	struct drm_crtc *crtc = &omap_crtc->base;
	struct drm_display_mode *mode = &crtc->mode;
657 658
	struct drm_device *dev = crtc->dev;
	struct drm_framebuffer *fb;
659
	struct drm_gem_object *bo;
660 661
	unsigned long flags;
	bool queue_flip;
662

663
	drm_modeset_lock(&crtc->mutex, NULL);
664 665

	spin_lock_irqsave(&dev->event_lock, flags);
666

667 668 669 670 671 672 673 674 675 676 677 678
	/*
	 * The page flip could have been cancelled while waiting for the GEM
	 * async operation to complete. Don't queue the flip in that case.
	 */
	if (omap_crtc->flip_state == OMAP_PAGE_FLIP_WAIT) {
		omap_crtc->flip_state = OMAP_PAGE_FLIP_QUEUED;
		queue_flip = true;
	} else {
		omap_crtc->flip_state = OMAP_PAGE_FLIP_IDLE;
		queue_flip = false;
	}

679 680 681 682
	fb = omap_crtc->flip_fb;
	omap_crtc->flip_fb = NULL;

	spin_unlock_irqrestore(&dev->event_lock, flags);
683 684 685 686 687 688 689 690 691

	if (queue_flip) {
		omap_plane_mode_set(crtc->primary, crtc, fb,
				    0, 0, mode->hdisplay, mode->vdisplay,
				    crtc->x, crtc->y, mode->hdisplay,
				    mode->vdisplay);
		omap_crtc_flush(crtc);
	}

692
	drm_modeset_unlock(&crtc->mutex);
693

694
	bo = omap_framebuffer_bo(fb, 0);
695
	drm_gem_object_unreference_unlocked(bo);
696
	drm_framebuffer_unreference(fb);
697 698
}

699 700 701 702 703 704 705
static void page_flip_cb(void *arg)
{
	struct drm_crtc *crtc = arg;
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
	struct omap_drm_private *priv = crtc->dev->dev_private;

	/* avoid assumptions about what ctxt we are called from: */
706
	queue_work(priv->wq, &omap_crtc->flip_work);
707 708
}

709 710 711 712
static int omap_crtc_page_flip(struct drm_crtc *crtc,
			       struct drm_framebuffer *fb,
			       struct drm_pending_vblank_event *event,
			       uint32_t page_flip_flags)
713 714 715
{
	struct drm_device *dev = crtc->dev;
	struct omap_crtc *omap_crtc = to_omap_crtc(crtc);
716
	struct drm_plane *primary = crtc->primary;
717
	struct drm_gem_object *bo;
718
	unsigned long flags;
719

720
	DBG("%d -> %d (event=%p)", primary->fb ? primary->fb->base.id : -1,
721
			fb->base.id, event);
722

723 724
	spin_lock_irqsave(&dev->event_lock, flags);

725
	if (omap_crtc->flip_state != OMAP_PAGE_FLIP_IDLE) {
726
		spin_unlock_irqrestore(&dev->event_lock, flags);
727
		dev_err(dev->dev, "already a pending flip\n");
728
		return -EBUSY;
729 730
	}

731 732 733 734 735 736 737 738 739
	/*
	 * Store a reference to the framebuffer queued for page flip in the CRTC
	 * private structure. We can't rely on crtc->primary->fb in the page
	 * flip worker, as a racing CRTC disable (due for instance to an
	 * explicit framebuffer deletion from userspace) would set that field to
	 * NULL before the worker gets a change to run.
	 */
	drm_framebuffer_reference(fb);
	omap_crtc->flip_fb = fb;
740
	omap_crtc->flip_event = event;
741
	omap_crtc->flip_state = OMAP_PAGE_FLIP_WAIT;
742

743
	drm_atomic_set_fb_for_plane(primary->state, fb);
744
	primary->fb = fb;
745

746 747
	spin_unlock_irqrestore(&dev->event_lock, flags);

748 749 750 751 752 753 754 755 756
	/*
	 * Hold a reference temporarily until the crtc is updated
	 * and takes the reference to the bo.  This avoids it
	 * getting freed from under us:
	 */
	bo = omap_framebuffer_bo(fb, 0);
	drm_gem_object_reference(bo);

	omap_gem_op_async(bo, OMAP_GEM_READ, page_flip_cb, crtc);
757 758 759 760

	return 0;
}

761 762 763
static int omap_crtc_set_property(struct drm_crtc *crtc,
		struct drm_property *property, uint64_t val)
{
764
	if (property == crtc->dev->mode_config.rotation_property) {
765 766 767 768
		crtc->invert_dimensions =
				!!(val & ((1LL << DRM_ROTATE_90) | (1LL << DRM_ROTATE_270)));
	}

769
	return omap_plane_set_property(crtc->primary, property, val);
770 771
}

772
static const struct drm_crtc_funcs omap_crtc_funcs = {
773
	.reset = drm_atomic_helper_crtc_reset,
774 775
	.set_config = drm_crtc_helper_set_config,
	.destroy = omap_crtc_destroy,
776
	.page_flip = omap_crtc_page_flip,
777
	.set_property = omap_crtc_set_property,
778 779
	.atomic_duplicate_state = drm_atomic_helper_crtc_duplicate_state,
	.atomic_destroy_state = drm_atomic_helper_crtc_destroy_state,
780 781 782 783 784
};

static const struct drm_crtc_helper_funcs omap_crtc_helper_funcs = {
	.dpms = omap_crtc_dpms,
	.mode_fixup = omap_crtc_mode_fixup,
785
	.mode_set = drm_helper_crtc_mode_set,
786 787
	.prepare = omap_crtc_prepare,
	.commit = omap_crtc_commit,
788 789
	.mode_set_nofb = omap_crtc_mode_set_nofb,
	.mode_set_base = drm_helper_crtc_mode_set_base,
790 791
	.disable = omap_crtc_disable,
	.enable = omap_crtc_enable,
792 793
	.atomic_begin = omap_crtc_atomic_begin,
	.atomic_flush = omap_crtc_atomic_flush,
794 795
};

796 797 798
/* -----------------------------------------------------------------------------
 * Init and Cleanup
 */
799

800
static const char *channel_names[] = {
801 802 803 804
	[OMAP_DSS_CHANNEL_LCD] = "lcd",
	[OMAP_DSS_CHANNEL_DIGIT] = "tv",
	[OMAP_DSS_CHANNEL_LCD2] = "lcd2",
	[OMAP_DSS_CHANNEL_LCD3] = "lcd3",
805 806
};

807 808 809 810 811
void omap_crtc_pre_init(void)
{
	dss_install_mgr_ops(&mgr_ops);
}

812 813 814 815 816
void omap_crtc_pre_uninit(void)
{
	dss_uninstall_mgr_ops();
}

817 818
/* initialize crtc */
struct drm_crtc *omap_crtc_init(struct drm_device *dev,
819
		struct drm_plane *plane, enum omap_channel channel, int id)
820 821
{
	struct drm_crtc *crtc = NULL;
822 823
	struct omap_crtc *omap_crtc;
	struct omap_overlay_manager_info *info;
824
	int ret;
825 826

	DBG("%s", channel_names[channel]);
827

828
	omap_crtc = kzalloc(sizeof(*omap_crtc), GFP_KERNEL);
829
	if (!omap_crtc)
830
		return NULL;
831 832

	crtc = &omap_crtc->base;
833

834
	INIT_WORK(&omap_crtc->flip_work, page_flip_worker);
835
	init_waitqueue_head(&omap_crtc->flip_wait);
836

837
	INIT_LIST_HEAD(&omap_crtc->pending_unpins);
838

839
	init_completion(&omap_crtc->completion);
840

841 842 843 844
	omap_crtc->channel = channel;
	omap_crtc->name = channel_names[channel];
	omap_crtc->pipe = id;

845 846
	omap_crtc->vblank_irq.irqmask = pipe2vbl(crtc);
	omap_crtc->vblank_irq.irq = omap_crtc_vblank_irq;
847 848 849 850 851 852 853

	omap_crtc->error_irq.irqmask =
			dispc_mgr_get_sync_lost_irq(channel);
	omap_crtc->error_irq.irq = omap_crtc_error_irq;
	omap_irq_register(dev, &omap_crtc->error_irq);

	/* temporary: */
854
	omap_crtc->mgr = omap_dss_get_overlay_manager(channel);
855 856 857 858 859 860 861

	/* TODO: fix hard-coded setup.. add properties! */
	info = &omap_crtc->info;
	info->default_color = 0x00000000;
	info->trans_key = 0x00000000;
	info->trans_key_type = OMAP_DSS_COLOR_KEY_GFX_DST;
	info->trans_enabled = false;
862

863 864 865 866 867 868 869
	ret = drm_crtc_init_with_planes(dev, crtc, plane, NULL,
					&omap_crtc_funcs);
	if (ret < 0) {
		kfree(omap_crtc);
		return NULL;
	}

870 871
	drm_crtc_helper_add(crtc, &omap_crtc_helper_funcs);

872
	omap_plane_install_properties(crtc->primary, &crtc->base);
873

874 875
	omap_crtcs[channel] = omap_crtc;

876 877
	return crtc;
}