spectrum_buffers.c 30.4 KB
Newer Older
1 2
// SPDX-License-Identifier: BSD-3-Clause OR GPL-2.0
/* Copyright (c) 2015-2018 Mellanox Technologies. All rights reserved */
3 4 5

#include <linux/kernel.h>
#include <linux/types.h>
6
#include <linux/dcbnl.h>
7
#include <linux/if_ether.h>
8
#include <linux/list.h>
9 10 11 12 13 14

#include "spectrum.h"
#include "core.h"
#include "port.h"
#include "reg.h"

15 16 17 18 19 20 21 22 23 24 25 26 27
struct mlxsw_sp_sb_pr {
	enum mlxsw_reg_sbpr_mode mode;
	u32 size;
};

struct mlxsw_cp_sb_occ {
	u32 cur;
	u32 max;
};

struct mlxsw_sp_sb_cm {
	u32 min_buff;
	u32 max_buff;
28
	u16 pool_index;
29 30 31
	struct mlxsw_cp_sb_occ occ;
};

32 33
#define MLXSW_SP_SB_INFI -1U

34 35 36 37 38 39
struct mlxsw_sp_sb_pm {
	u32 min_buff;
	u32 max_buff;
	struct mlxsw_cp_sb_occ occ;
};

40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57
struct mlxsw_sp_sb_pool_des {
	enum mlxsw_reg_sbxx_dir dir;
	u8 pool;
};

/* Order ingress pools before egress pools. */
static const struct mlxsw_sp_sb_pool_des mlxsw_sp_sb_pool_dess[] = {
	{MLXSW_REG_SBXX_DIR_INGRESS, 0},
	{MLXSW_REG_SBXX_DIR_INGRESS, 1},
	{MLXSW_REG_SBXX_DIR_INGRESS, 2},
	{MLXSW_REG_SBXX_DIR_INGRESS, 3},
	{MLXSW_REG_SBXX_DIR_EGRESS, 0},
	{MLXSW_REG_SBXX_DIR_EGRESS, 1},
	{MLXSW_REG_SBXX_DIR_EGRESS, 2},
	{MLXSW_REG_SBXX_DIR_EGRESS, 3},
	{MLXSW_REG_SBXX_DIR_EGRESS, 15},
};

58 59
#define MLXSW_SP_SB_ING_TC_COUNT 8
#define MLXSW_SP_SB_EG_TC_COUNT 16
60 61

struct mlxsw_sp_sb_port {
62 63
	struct mlxsw_sp_sb_cm ing_cms[MLXSW_SP_SB_ING_TC_COUNT];
	struct mlxsw_sp_sb_cm eg_cms[MLXSW_SP_SB_EG_TC_COUNT];
64
	struct mlxsw_sp_sb_pm *pms;
65 66 67
};

struct mlxsw_sp_sb {
68
	struct mlxsw_sp_sb_pr *prs;
69 70
	struct mlxsw_sp_sb_port *ports;
	u32 cell_size;
71
	u64 sb_size;
72 73
};

74
struct mlxsw_sp_sb_vals {
75 76
	unsigned int pool_count;
	const struct mlxsw_sp_sb_pool_des *pool_dess;
77
	const struct mlxsw_sp_sb_pm *pms;
78 79
};

80 81 82 83 84 85 86 87 88 89
u32 mlxsw_sp_cells_bytes(const struct mlxsw_sp *mlxsw_sp, u32 cells)
{
	return mlxsw_sp->sb->cell_size * cells;
}

u32 mlxsw_sp_bytes_cells(const struct mlxsw_sp *mlxsw_sp, u32 bytes)
{
	return DIV_ROUND_UP(bytes, mlxsw_sp->sb->cell_size);
}

90
static struct mlxsw_sp_sb_pr *mlxsw_sp_sb_pr_get(struct mlxsw_sp *mlxsw_sp,
91
						 u16 pool_index)
92
{
93
	return &mlxsw_sp->sb->prs[pool_index];
94 95
}

96 97 98 99 100 101 102 103
static bool mlxsw_sp_sb_cm_exists(u8 pg_buff, enum mlxsw_reg_sbxx_dir dir)
{
	if (dir == MLXSW_REG_SBXX_DIR_INGRESS)
		return pg_buff < MLXSW_SP_SB_ING_TC_COUNT;
	else
		return pg_buff < MLXSW_SP_SB_EG_TC_COUNT;
}

104 105 106 107
static struct mlxsw_sp_sb_cm *mlxsw_sp_sb_cm_get(struct mlxsw_sp *mlxsw_sp,
						 u8 local_port, u8 pg_buff,
						 enum mlxsw_reg_sbxx_dir dir)
{
108 109 110 111 112 113 114
	struct mlxsw_sp_sb_port *sb_port = &mlxsw_sp->sb->ports[local_port];

	WARN_ON(!mlxsw_sp_sb_cm_exists(pg_buff, dir));
	if (dir == MLXSW_REG_SBXX_DIR_INGRESS)
		return &sb_port->ing_cms[pg_buff];
	else
		return &sb_port->eg_cms[pg_buff];
115 116 117
}

static struct mlxsw_sp_sb_pm *mlxsw_sp_sb_pm_get(struct mlxsw_sp *mlxsw_sp,
118
						 u8 local_port, u16 pool_index)
119
{
120
	return &mlxsw_sp->sb->ports[local_port].pms[pool_index];
121 122
}

123
static int mlxsw_sp_sb_pr_write(struct mlxsw_sp *mlxsw_sp, u16 pool_index,
124 125
				enum mlxsw_reg_sbpr_mode mode,
				u32 size, bool infi_size)
126
{
127
	const struct mlxsw_sp_sb_pool_des *des =
128
		&mlxsw_sp->sb_vals->pool_dess[pool_index];
129
	char sbpr_pl[MLXSW_REG_SBPR_LEN];
130 131
	struct mlxsw_sp_sb_pr *pr;
	int err;
132

133 134
	mlxsw_reg_sbpr_pack(sbpr_pl, des->pool, des->dir, mode,
			    size, infi_size);
135 136 137 138
	err = mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(sbpr), sbpr_pl);
	if (err)
		return err;

139 140
	if (infi_size)
		size = mlxsw_sp_bytes_cells(mlxsw_sp, mlxsw_sp->sb->sb_size);
141
	pr = mlxsw_sp_sb_pr_get(mlxsw_sp, pool_index);
142 143 144
	pr->mode = mode;
	pr->size = size;
	return 0;
145 146 147
}

static int mlxsw_sp_sb_cm_write(struct mlxsw_sp *mlxsw_sp, u8 local_port,
148
				u8 pg_buff, u32 min_buff, u32 max_buff,
149
				bool infi_max, u16 pool_index)
150
{
151
	const struct mlxsw_sp_sb_pool_des *des =
152
		&mlxsw_sp->sb_vals->pool_dess[pool_index];
153
	char sbcm_pl[MLXSW_REG_SBCM_LEN];
154
	struct mlxsw_sp_sb_cm *cm;
155
	int err;
156

157
	mlxsw_reg_sbcm_pack(sbcm_pl, local_port, pg_buff, des->dir,
158
			    min_buff, max_buff, infi_max, des->pool);
159 160 161
	err = mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(sbcm), sbcm_pl);
	if (err)
		return err;
162

163
	if (mlxsw_sp_sb_cm_exists(pg_buff, des->dir)) {
164 165 166
		if (infi_max)
			max_buff = mlxsw_sp_bytes_cells(mlxsw_sp,
							mlxsw_sp->sb->sb_size);
167

168 169
		cm = mlxsw_sp_sb_cm_get(mlxsw_sp, local_port, pg_buff,
					des->dir);
170 171
		cm->min_buff = min_buff;
		cm->max_buff = max_buff;
172
		cm->pool_index = pool_index;
173 174
	}
	return 0;
175 176 177
}

static int mlxsw_sp_sb_pm_write(struct mlxsw_sp *mlxsw_sp, u8 local_port,
178
				u16 pool_index, u32 min_buff, u32 max_buff)
179
{
180
	const struct mlxsw_sp_sb_pool_des *des =
181
		&mlxsw_sp->sb_vals->pool_dess[pool_index];
182
	char sbpm_pl[MLXSW_REG_SBPM_LEN];
183 184
	struct mlxsw_sp_sb_pm *pm;
	int err;
185

186
	mlxsw_reg_sbpm_pack(sbpm_pl, local_port, des->pool, des->dir, false,
187
			    min_buff, max_buff);
188 189 190 191
	err = mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(sbpm), sbpm_pl);
	if (err)
		return err;

192
	pm = mlxsw_sp_sb_pm_get(mlxsw_sp, local_port, pool_index);
193 194 195
	pm->min_buff = min_buff;
	pm->max_buff = max_buff;
	return 0;
196 197
}

198
static int mlxsw_sp_sb_pm_occ_clear(struct mlxsw_sp *mlxsw_sp, u8 local_port,
199
				    u16 pool_index, struct list_head *bulk_list)
200
{
201
	const struct mlxsw_sp_sb_pool_des *des =
202
		&mlxsw_sp->sb_vals->pool_dess[pool_index];
203 204
	char sbpm_pl[MLXSW_REG_SBPM_LEN];

205 206
	mlxsw_reg_sbpm_pack(sbpm_pl, local_port, des->pool, des->dir,
			    true, 0, 0);
207 208 209 210 211 212 213 214 215 216 217 218 219 220
	return mlxsw_reg_trans_query(mlxsw_sp->core, MLXSW_REG(sbpm), sbpm_pl,
				     bulk_list, NULL, 0);
}

static void mlxsw_sp_sb_pm_occ_query_cb(struct mlxsw_core *mlxsw_core,
					char *sbpm_pl, size_t sbpm_pl_len,
					unsigned long cb_priv)
{
	struct mlxsw_sp_sb_pm *pm = (struct mlxsw_sp_sb_pm *) cb_priv;

	mlxsw_reg_sbpm_unpack(sbpm_pl, &pm->occ.cur, &pm->occ.max);
}

static int mlxsw_sp_sb_pm_occ_query(struct mlxsw_sp *mlxsw_sp, u8 local_port,
221
				    u16 pool_index, struct list_head *bulk_list)
222
{
223
	const struct mlxsw_sp_sb_pool_des *des =
224
		&mlxsw_sp->sb_vals->pool_dess[pool_index];
225 226 227
	char sbpm_pl[MLXSW_REG_SBPM_LEN];
	struct mlxsw_sp_sb_pm *pm;

228 229 230
	pm = mlxsw_sp_sb_pm_get(mlxsw_sp, local_port, pool_index);
	mlxsw_reg_sbpm_pack(sbpm_pl, local_port, des->pool, des->dir,
			    false, 0, 0);
231 232 233 234 235 236
	return mlxsw_reg_trans_query(mlxsw_sp->core, MLXSW_REG(sbpm), sbpm_pl,
				     bulk_list,
				     mlxsw_sp_sb_pm_occ_query_cb,
				     (unsigned long) pm);
}

237
static const u16 mlxsw_sp_pbs[] = {
238 239
	[0] = 2 * ETH_FRAME_LEN,
	[9] = 2 * MLXSW_PORT_MAX_MTU,
240 241 242
};

#define MLXSW_SP_PBS_LEN ARRAY_SIZE(mlxsw_sp_pbs)
243
#define MLXSW_SP_PB_UNUSED 8
244 245 246

static int mlxsw_sp_port_pb_init(struct mlxsw_sp_port *mlxsw_sp_port)
{
247
	struct mlxsw_sp *mlxsw_sp = mlxsw_sp_port->mlxsw_sp;
248 249 250 251 252 253
	char pbmc_pl[MLXSW_REG_PBMC_LEN];
	int i;

	mlxsw_reg_pbmc_pack(pbmc_pl, mlxsw_sp_port->local_port,
			    0xffff, 0xffff / 2);
	for (i = 0; i < MLXSW_SP_PBS_LEN; i++) {
254 255
		u16 size = mlxsw_sp_bytes_cells(mlxsw_sp, mlxsw_sp_pbs[i]);

256
		if (i == MLXSW_SP_PB_UNUSED)
257
			continue;
258
		mlxsw_reg_pbmc_lossy_buffer_pack(pbmc_pl, i, size);
259
	}
260 261
	mlxsw_reg_pbmc_lossy_buffer_pack(pbmc_pl,
					 MLXSW_REG_PBMC_PORT_SHARED_BUF_IDX, 0);
262
	return mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(pbmc), pbmc_pl);
263 264
}

265 266 267 268 269 270 271
static int mlxsw_sp_port_pb_prio_init(struct mlxsw_sp_port *mlxsw_sp_port)
{
	char pptb_pl[MLXSW_REG_PPTB_LEN];
	int i;

	mlxsw_reg_pptb_pack(pptb_pl, mlxsw_sp_port->local_port);
	for (i = 0; i < IEEE_8021QAZ_MAX_TCS; i++)
272
		mlxsw_reg_pptb_prio_to_buff_pack(pptb_pl, i, 0);
273 274 275 276 277 278 279 280 281 282 283 284 285 286
	return mlxsw_reg_write(mlxsw_sp_port->mlxsw_sp->core, MLXSW_REG(pptb),
			       pptb_pl);
}

static int mlxsw_sp_port_headroom_init(struct mlxsw_sp_port *mlxsw_sp_port)
{
	int err;

	err = mlxsw_sp_port_pb_init(mlxsw_sp_port);
	if (err)
		return err;
	return mlxsw_sp_port_pb_prio_init(mlxsw_sp_port);
}

287 288 289 290 291
static int mlxsw_sp_sb_port_init(struct mlxsw_sp *mlxsw_sp,
				 struct mlxsw_sp_sb_port *sb_port)
{
	struct mlxsw_sp_sb_pm *pms;

292 293
	pms = kcalloc(mlxsw_sp->sb_vals->pool_count, sizeof(*pms),
		      GFP_KERNEL);
294 295 296 297 298 299 300 301 302 303 304
	if (!pms)
		return -ENOMEM;
	sb_port->pms = pms;
	return 0;
}

static void mlxsw_sp_sb_port_fini(struct mlxsw_sp_sb_port *sb_port)
{
	kfree(sb_port->pms);
}

305 306 307
static int mlxsw_sp_sb_ports_init(struct mlxsw_sp *mlxsw_sp)
{
	unsigned int max_ports = mlxsw_core_max_ports(mlxsw_sp->core);
308 309 310
	struct mlxsw_sp_sb_pr *prs;
	int i;
	int err;
311

312 313 314 315
	mlxsw_sp->sb->ports = kcalloc(max_ports,
				      sizeof(struct mlxsw_sp_sb_port),
				      GFP_KERNEL);
	if (!mlxsw_sp->sb->ports)
316
		return -ENOMEM;
317

318 319
	prs = kcalloc(mlxsw_sp->sb_vals->pool_count, sizeof(*prs),
		      GFP_KERNEL);
320 321 322 323 324 325 326 327 328 329 330 331
	if (!prs) {
		err = -ENOMEM;
		goto err_alloc_prs;
	}
	mlxsw_sp->sb->prs = prs;

	for (i = 0; i < max_ports; i++) {
		err = mlxsw_sp_sb_port_init(mlxsw_sp, &mlxsw_sp->sb->ports[i]);
		if (err)
			goto err_sb_port_init;
	}

332
	return 0;
333 334 335 336 337 338 339 340

err_sb_port_init:
	for (i--; i >= 0; i--)
		mlxsw_sp_sb_port_fini(&mlxsw_sp->sb->ports[i]);
	kfree(mlxsw_sp->sb->prs);
err_alloc_prs:
	kfree(mlxsw_sp->sb->ports);
	return err;
341 342 343 344
}

static void mlxsw_sp_sb_ports_fini(struct mlxsw_sp *mlxsw_sp)
{
345 346 347 348 349 350
	int max_ports = mlxsw_core_max_ports(mlxsw_sp->core);
	int i;

	for (i = max_ports - 1; i >= 0; i--)
		mlxsw_sp_sb_port_fini(&mlxsw_sp->sb->ports[i]);
	kfree(mlxsw_sp->sb->prs);
351
	kfree(mlxsw_sp->sb->ports);
352 353 354
}

#define MLXSW_SP_SB_PR_INGRESS_SIZE	12440000
355
#define MLXSW_SP_SB_PR_INGRESS_MNG_SIZE (200 * 1000)
356
#define MLXSW_SP_SB_PR_EGRESS_SIZE	13232000
357

358
#define MLXSW_SP_SB_PR(_mode, _size)	\
359 360 361
	{				\
		.mode = _mode,		\
		.size = _size,		\
362 363
	}

364 365
static const struct mlxsw_sp_sb_pr mlxsw_sp_sb_prs[] = {
	/* Ingress pools. */
366
	MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC,
367
		       MLXSW_SP_SB_PR_INGRESS_SIZE),
368 369
	MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC, 0),
	MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC, 0),
370
	MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC,
371
		       MLXSW_SP_SB_PR_INGRESS_MNG_SIZE),
372
	/* Egress pools. */
373
	MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC, MLXSW_SP_SB_PR_EGRESS_SIZE),
374 375
	MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC, 0),
	MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC, 0),
376
	MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_DYNAMIC, 0),
377
	MLXSW_SP_SB_PR(MLXSW_REG_SBPR_MODE_STATIC, MLXSW_SP_SB_INFI),
378 379
};

380
#define MLXSW_SP_SB_PRS_LEN ARRAY_SIZE(mlxsw_sp_sb_prs)
381

382 383 384
static int mlxsw_sp_sb_prs_init(struct mlxsw_sp *mlxsw_sp,
				const struct mlxsw_sp_sb_pr *prs,
				size_t prs_len)
385 386 387 388
{
	int i;
	int err;

389
	for (i = 0; i < prs_len; i++) {
390 391 392 393 394 395 396 397 398 399 400
		u32 size = prs[i].size;
		u32 size_cells;

		if (size == MLXSW_SP_SB_INFI) {
			err = mlxsw_sp_sb_pr_write(mlxsw_sp, i, prs[i].mode,
						   0, true);
		} else {
			size_cells = mlxsw_sp_bytes_cells(mlxsw_sp, size);
			err = mlxsw_sp_sb_pr_write(mlxsw_sp, i, prs[i].mode,
						   size_cells, false);
		}
401 402 403 404 405 406
		if (err)
			return err;
	}
	return 0;
}

407 408 409 410
#define MLXSW_SP_SB_CM(_min_buff, _max_buff, _pool)	\
	{						\
		.min_buff = _min_buff,			\
		.max_buff = _max_buff,			\
411
		.pool_index = _pool,			\
412 413
	}

414
static const struct mlxsw_sp_sb_cm mlxsw_sp_sb_cms_ingress[] = {
415
	MLXSW_SP_SB_CM(10000, 8, 0),
416 417 418 419 420 421 422
	MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
	MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
	MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
	MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
	MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
	MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
	MLXSW_SP_SB_CM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN, 0),
423
	MLXSW_SP_SB_CM(0, 0, 0), /* dummy, this PG does not exist */
424
	MLXSW_SP_SB_CM(20000, 1, 3),
425 426
};

427 428 429
#define MLXSW_SP_SB_CMS_INGRESS_LEN ARRAY_SIZE(mlxsw_sp_sb_cms_ingress)

static const struct mlxsw_sp_sb_cm mlxsw_sp_sb_cms_egress[] = {
430 431 432 433 434 435 436 437
	MLXSW_SP_SB_CM(1500, 9, 4),
	MLXSW_SP_SB_CM(1500, 9, 4),
	MLXSW_SP_SB_CM(1500, 9, 4),
	MLXSW_SP_SB_CM(1500, 9, 4),
	MLXSW_SP_SB_CM(1500, 9, 4),
	MLXSW_SP_SB_CM(1500, 9, 4),
	MLXSW_SP_SB_CM(1500, 9, 4),
	MLXSW_SP_SB_CM(1500, 9, 4),
438 439 440 441 442 443 444 445
	MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
	MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
	MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
	MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
	MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
	MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
	MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
	MLXSW_SP_SB_CM(0, MLXSW_SP_SB_INFI, 8),
446
	MLXSW_SP_SB_CM(1, 0xff, 4),
447 448 449 450
};

#define MLXSW_SP_SB_CMS_EGRESS_LEN ARRAY_SIZE(mlxsw_sp_sb_cms_egress)

451
#define MLXSW_SP_CPU_PORT_SB_CM MLXSW_SP_SB_CM(0, 0, 4)
452 453

static const struct mlxsw_sp_sb_cm mlxsw_sp_cpu_port_sb_cms[] = {
454
	MLXSW_SP_CPU_PORT_SB_CM,
455 456 457 458 459
	MLXSW_SP_SB_CM(MLXSW_PORT_MAX_MTU, 0, 4),
	MLXSW_SP_SB_CM(MLXSW_PORT_MAX_MTU, 0, 4),
	MLXSW_SP_SB_CM(MLXSW_PORT_MAX_MTU, 0, 4),
	MLXSW_SP_SB_CM(MLXSW_PORT_MAX_MTU, 0, 4),
	MLXSW_SP_SB_CM(MLXSW_PORT_MAX_MTU, 0, 4),
460
	MLXSW_SP_CPU_PORT_SB_CM,
461
	MLXSW_SP_SB_CM(MLXSW_PORT_MAX_MTU, 0, 4),
462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
	MLXSW_SP_CPU_PORT_SB_CM,
486 487 488 489 490
};

#define MLXSW_SP_CPU_PORT_SB_MCS_LEN \
	ARRAY_SIZE(mlxsw_sp_cpu_port_sb_cms)

491 492 493 494 495 496 497 498
static bool
mlxsw_sp_sb_pool_is_static(struct mlxsw_sp *mlxsw_sp, u16 pool_index)
{
	struct mlxsw_sp_sb_pr *pr = mlxsw_sp_sb_pr_get(mlxsw_sp, pool_index);

	return pr->mode == MLXSW_REG_SBPR_MODE_STATIC;
}

499 500 501 502
static int __mlxsw_sp_sb_cms_init(struct mlxsw_sp *mlxsw_sp, u8 local_port,
				  enum mlxsw_reg_sbxx_dir dir,
				  const struct mlxsw_sp_sb_cm *cms,
				  size_t cms_len)
503
{
504
	const struct mlxsw_sp_sb_vals *sb_vals = mlxsw_sp->sb_vals;
505 506 507 508 509
	int i;
	int err;

	for (i = 0; i < cms_len; i++) {
		const struct mlxsw_sp_sb_cm *cm;
510
		u32 min_buff;
511
		u32 max_buff;
512

513 514
		if (i == 8 && dir == MLXSW_REG_SBXX_DIR_INGRESS)
			continue; /* PG number 8 does not exist, skip it */
515
		cm = &cms[i];
516
		if (WARN_ON(sb_vals->pool_dess[cm->pool_index].dir != dir))
517 518
			continue;

519
		min_buff = mlxsw_sp_bytes_cells(mlxsw_sp, cm->min_buff);
520 521
		max_buff = cm->max_buff;
		if (max_buff == MLXSW_SP_SB_INFI) {
522 523 524
			err = mlxsw_sp_sb_cm_write(mlxsw_sp, local_port, i,
						   min_buff, 0,
						   true, cm->pool_index);
525 526 527 528 529
		} else {
			if (mlxsw_sp_sb_pool_is_static(mlxsw_sp,
						       cm->pool_index))
				max_buff = mlxsw_sp_bytes_cells(mlxsw_sp,
								max_buff);
530
			err = mlxsw_sp_sb_cm_write(mlxsw_sp, local_port, i,
531
						   min_buff, max_buff,
532
						   false, cm->pool_index);
533
		}
534 535 536 537 538 539 540 541
		if (err)
			return err;
	}
	return 0;
}

static int mlxsw_sp_port_sb_cms_init(struct mlxsw_sp_port *mlxsw_sp_port)
{
542 543 544 545 546 547 548 549 550 551 552 553 554 555
	int err;

	err = __mlxsw_sp_sb_cms_init(mlxsw_sp_port->mlxsw_sp,
				     mlxsw_sp_port->local_port,
				     MLXSW_REG_SBXX_DIR_INGRESS,
				     mlxsw_sp_sb_cms_ingress,
				     MLXSW_SP_SB_CMS_INGRESS_LEN);
	if (err)
		return err;
	return __mlxsw_sp_sb_cms_init(mlxsw_sp_port->mlxsw_sp,
				      mlxsw_sp_port->local_port,
				      MLXSW_REG_SBXX_DIR_EGRESS,
				      mlxsw_sp_sb_cms_egress,
				      MLXSW_SP_SB_CMS_EGRESS_LEN);
556 557 558 559
}

static int mlxsw_sp_cpu_port_sb_cms_init(struct mlxsw_sp *mlxsw_sp)
{
560 561 562
	return __mlxsw_sp_sb_cms_init(mlxsw_sp, 0, MLXSW_REG_SBXX_DIR_EGRESS,
				      mlxsw_sp_cpu_port_sb_cms,
				      MLXSW_SP_CPU_PORT_SB_MCS_LEN);
563 564
}

565 566 567 568
#define MLXSW_SP_SB_PM(_min_buff, _max_buff)	\
	{					\
		.min_buff = _min_buff,		\
		.max_buff = _max_buff,		\
569 570
	}

571 572
static const struct mlxsw_sp_sb_pm mlxsw_sp_sb_pms[] = {
	/* Ingress pools. */
573 574 575 576
	MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MAX),
	MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
	MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
	MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MAX),
577
	/* Egress pools. */
578
	MLXSW_SP_SB_PM(0, 7),
579 580 581
	MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
	MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
	MLXSW_SP_SB_PM(0, MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN),
582
	MLXSW_SP_SB_PM(10000, 90000),
583 584
};

585
static int mlxsw_sp_port_sb_pms_init(struct mlxsw_sp_port *mlxsw_sp_port)
586
{
587
	struct mlxsw_sp *mlxsw_sp = mlxsw_sp_port->mlxsw_sp;
588 589 590
	int i;
	int err;

591 592
	for (i = 0; i < mlxsw_sp->sb_vals->pool_count; i++) {
		const struct mlxsw_sp_sb_pm *pm = &mlxsw_sp->sb_vals->pms[i];
593
		u32 max_buff;
594
		u32 min_buff;
595

596
		min_buff = mlxsw_sp_bytes_cells(mlxsw_sp, pm->min_buff);
597 598 599
		max_buff = pm->max_buff;
		if (mlxsw_sp_sb_pool_is_static(mlxsw_sp, i))
			max_buff = mlxsw_sp_bytes_cells(mlxsw_sp, max_buff);
600
		err = mlxsw_sp_sb_pm_write(mlxsw_sp, mlxsw_sp_port->local_port,
601
					   i, min_buff, max_buff);
602 603 604 605 606 607 608 609 610
		if (err)
			return err;
	}
	return 0;
}

struct mlxsw_sp_sb_mm {
	u32 min_buff;
	u32 max_buff;
611
	u16 pool_index;
612 613
};

614 615 616 617
#define MLXSW_SP_SB_MM(_min_buff, _max_buff, _pool)	\
	{						\
		.min_buff = _min_buff,			\
		.max_buff = _max_buff,			\
618
		.pool_index = _pool,			\
619 620 621
	}

static const struct mlxsw_sp_sb_mm mlxsw_sp_sb_mms[] = {
622 623 624 625 626 627 628 629 630 631 632 633 634 635 636
	MLXSW_SP_SB_MM(0, 6, 4),
	MLXSW_SP_SB_MM(0, 6, 4),
	MLXSW_SP_SB_MM(0, 6, 4),
	MLXSW_SP_SB_MM(0, 6, 4),
	MLXSW_SP_SB_MM(0, 6, 4),
	MLXSW_SP_SB_MM(0, 6, 4),
	MLXSW_SP_SB_MM(0, 6, 4),
	MLXSW_SP_SB_MM(0, 6, 4),
	MLXSW_SP_SB_MM(0, 6, 4),
	MLXSW_SP_SB_MM(0, 6, 4),
	MLXSW_SP_SB_MM(0, 6, 4),
	MLXSW_SP_SB_MM(0, 6, 4),
	MLXSW_SP_SB_MM(0, 6, 4),
	MLXSW_SP_SB_MM(0, 6, 4),
	MLXSW_SP_SB_MM(0, 6, 4),
637 638 639 640 641 642 643 644 645 646 647
};

#define MLXSW_SP_SB_MMS_LEN ARRAY_SIZE(mlxsw_sp_sb_mms)

static int mlxsw_sp_sb_mms_init(struct mlxsw_sp *mlxsw_sp)
{
	char sbmm_pl[MLXSW_REG_SBMM_LEN];
	int i;
	int err;

	for (i = 0; i < MLXSW_SP_SB_MMS_LEN; i++) {
648
		const struct mlxsw_sp_sb_pool_des *des;
649
		const struct mlxsw_sp_sb_mm *mc;
650
		u32 min_buff;
651 652

		mc = &mlxsw_sp_sb_mms[i];
653
		des = &mlxsw_sp->sb_vals->pool_dess[mc->pool_index];
654 655
		/* All pools used by sb_mm's are initialized using dynamic
		 * thresholds, therefore 'max_buff' isn't specified in cells.
656 657 658
		 */
		min_buff = mlxsw_sp_bytes_cells(mlxsw_sp, mc->min_buff);
		mlxsw_reg_sbmm_pack(sbmm_pl, i, min_buff, mc->max_buff,
659
				    des->pool);
660 661 662 663 664 665 666
		err = mlxsw_reg_write(mlxsw_sp->core, MLXSW_REG(sbmm), sbmm_pl);
		if (err)
			return err;
	}
	return 0;
}

667 668
static void mlxsw_sp_pool_count(struct mlxsw_sp *mlxsw_sp,
				u16 *p_ingress_len, u16 *p_egress_len)
669 670 671
{
	int i;

672 673 674
	for (i = 0; i < mlxsw_sp->sb_vals->pool_count; ++i)
		if (mlxsw_sp->sb_vals->pool_dess[i].dir ==
		    MLXSW_REG_SBXX_DIR_EGRESS)
675 676 677 678 679
			goto out;
	WARN(1, "No egress pools\n");

out:
	*p_ingress_len = i;
680
	*p_egress_len = mlxsw_sp->sb_vals->pool_count - i;
681 682
}

683
const struct mlxsw_sp_sb_vals mlxsw_sp1_sb_vals = {
684 685
	.pool_count = ARRAY_SIZE(mlxsw_sp_sb_pool_dess),
	.pool_dess = mlxsw_sp_sb_pool_dess,
686
	.pms = mlxsw_sp_sb_pms,
687 688 689
};

const struct mlxsw_sp_sb_vals mlxsw_sp2_sb_vals = {
690 691
	.pool_count = ARRAY_SIZE(mlxsw_sp_sb_pool_dess),
	.pool_dess = mlxsw_sp_sb_pool_dess,
692
	.pms = mlxsw_sp_sb_pms,
693 694
};

695 696
int mlxsw_sp_buffers_init(struct mlxsw_sp *mlxsw_sp)
{
697 698
	u16 ing_pool_count;
	u16 eg_pool_count;
699 700
	int err;

701 702 703
	if (!MLXSW_CORE_RES_VALID(mlxsw_sp->core, CELL_SIZE))
		return -EIO;

704 705 706
	if (!MLXSW_CORE_RES_VALID(mlxsw_sp->core, MAX_BUFFER_SIZE))
		return -EIO;

707 708 709 710
	mlxsw_sp->sb = kzalloc(sizeof(*mlxsw_sp->sb), GFP_KERNEL);
	if (!mlxsw_sp->sb)
		return -ENOMEM;
	mlxsw_sp->sb->cell_size = MLXSW_CORE_RES_GET(mlxsw_sp->core, CELL_SIZE);
711 712
	mlxsw_sp->sb->sb_size = MLXSW_CORE_RES_GET(mlxsw_sp->core,
						   MAX_BUFFER_SIZE);
713

714
	err = mlxsw_sp_sb_ports_init(mlxsw_sp);
715
	if (err)
716
		goto err_sb_ports_init;
717 718
	err = mlxsw_sp_sb_prs_init(mlxsw_sp, mlxsw_sp_sb_prs,
				   MLXSW_SP_SB_PRS_LEN);
719 720
	if (err)
		goto err_sb_prs_init;
721 722
	err = mlxsw_sp_cpu_port_sb_cms_init(mlxsw_sp);
	if (err)
723
		goto err_sb_cpu_port_sb_cms_init;
724
	err = mlxsw_sp_sb_mms_init(mlxsw_sp);
725
	if (err)
726
		goto err_sb_mms_init;
727
	mlxsw_sp_pool_count(mlxsw_sp, &ing_pool_count, &eg_pool_count);
728 729
	err = devlink_sb_register(priv_to_devlink(mlxsw_sp->core), 0,
				  mlxsw_sp->sb->sb_size,
730 731
				  ing_pool_count,
				  eg_pool_count,
732 733
				  MLXSW_SP_SB_ING_TC_COUNT,
				  MLXSW_SP_SB_EG_TC_COUNT);
734 735 736 737 738 739 740 741 742 743
	if (err)
		goto err_devlink_sb_register;

	return 0;

err_devlink_sb_register:
err_sb_mms_init:
err_sb_cpu_port_sb_cms_init:
err_sb_prs_init:
	mlxsw_sp_sb_ports_fini(mlxsw_sp);
744 745
err_sb_ports_init:
	kfree(mlxsw_sp->sb);
746
	return err;
747
}
748

749 750 751
void mlxsw_sp_buffers_fini(struct mlxsw_sp *mlxsw_sp)
{
	devlink_sb_unregister(priv_to_devlink(mlxsw_sp->core), 0);
752
	mlxsw_sp_sb_ports_fini(mlxsw_sp);
753
	kfree(mlxsw_sp->sb);
754 755 756 757 758 759
}

int mlxsw_sp_port_buffers_init(struct mlxsw_sp_port *mlxsw_sp_port)
{
	int err;

760
	err = mlxsw_sp_port_headroom_init(mlxsw_sp_port);
761 762 763 764 765 766 767 768 769
	if (err)
		return err;
	err = mlxsw_sp_port_sb_cms_init(mlxsw_sp_port);
	if (err)
		return err;
	err = mlxsw_sp_port_sb_pms_init(mlxsw_sp_port);

	return err;
}
770 771 772 773 774 775

int mlxsw_sp_sb_pool_get(struct mlxsw_core *mlxsw_core,
			 unsigned int sb_index, u16 pool_index,
			 struct devlink_sb_pool_info *pool_info)
{
	struct mlxsw_sp *mlxsw_sp = mlxsw_core_driver_priv(mlxsw_core);
776
	enum mlxsw_reg_sbxx_dir dir;
777
	struct mlxsw_sp_sb_pr *pr;
778

779
	dir = mlxsw_sp->sb_vals->pool_dess[pool_index].dir;
780
	pr = mlxsw_sp_sb_pr_get(mlxsw_sp, pool_index);
781
	pool_info->pool_type = (enum devlink_sb_pool_type) dir;
782
	pool_info->size = mlxsw_sp_cells_bytes(mlxsw_sp, pr->size);
783
	pool_info->threshold_type = (enum devlink_sb_threshold_type) pr->mode;
784
	pool_info->cell_size = mlxsw_sp->sb->cell_size;
785 786 787 788 789 790 791 792
	return 0;
}

int mlxsw_sp_sb_pool_set(struct mlxsw_core *mlxsw_core,
			 unsigned int sb_index, u16 pool_index, u32 size,
			 enum devlink_sb_threshold_type threshold_type)
{
	struct mlxsw_sp *mlxsw_sp = mlxsw_core_driver_priv(mlxsw_core);
793
	u32 pool_size = mlxsw_sp_bytes_cells(mlxsw_sp, size);
794
	enum mlxsw_reg_sbpr_mode mode;
795

796 797 798
	if (size > MLXSW_CORE_RES_GET(mlxsw_sp->core, MAX_BUFFER_SIZE))
		return -EINVAL;

799
	mode = (enum mlxsw_reg_sbpr_mode) threshold_type;
800 801
	return mlxsw_sp_sb_pr_write(mlxsw_sp, pool_index, mode,
				    pool_size, false);
802 803 804 805
}

#define MLXSW_SP_SB_THRESHOLD_TO_ALPHA_OFFSET (-2) /* 3->1, 16->14 */

806 807
static u32 mlxsw_sp_sb_threshold_out(struct mlxsw_sp *mlxsw_sp, u16 pool_index,
				     u32 max_buff)
808
{
809
	struct mlxsw_sp_sb_pr *pr = mlxsw_sp_sb_pr_get(mlxsw_sp, pool_index);
810 811 812

	if (pr->mode == MLXSW_REG_SBPR_MODE_DYNAMIC)
		return max_buff - MLXSW_SP_SB_THRESHOLD_TO_ALPHA_OFFSET;
813
	return mlxsw_sp_cells_bytes(mlxsw_sp, max_buff);
814 815
}

816 817
static int mlxsw_sp_sb_threshold_in(struct mlxsw_sp *mlxsw_sp, u16 pool_index,
				    u32 threshold, u32 *p_max_buff)
818
{
819
	struct mlxsw_sp_sb_pr *pr = mlxsw_sp_sb_pr_get(mlxsw_sp, pool_index);
820 821 822 823 824 825 826 827 828 829

	if (pr->mode == MLXSW_REG_SBPR_MODE_DYNAMIC) {
		int val;

		val = threshold + MLXSW_SP_SB_THRESHOLD_TO_ALPHA_OFFSET;
		if (val < MLXSW_REG_SBXX_DYN_MAX_BUFF_MIN ||
		    val > MLXSW_REG_SBXX_DYN_MAX_BUFF_MAX)
			return -EINVAL;
		*p_max_buff = val;
	} else {
830
		*p_max_buff = mlxsw_sp_bytes_cells(mlxsw_sp, threshold);
831 832 833 834 835 836 837 838 839 840 841 842 843
	}
	return 0;
}

int mlxsw_sp_sb_port_pool_get(struct mlxsw_core_port *mlxsw_core_port,
			      unsigned int sb_index, u16 pool_index,
			      u32 *p_threshold)
{
	struct mlxsw_sp_port *mlxsw_sp_port =
			mlxsw_core_port_driver_priv(mlxsw_core_port);
	struct mlxsw_sp *mlxsw_sp = mlxsw_sp_port->mlxsw_sp;
	u8 local_port = mlxsw_sp_port->local_port;
	struct mlxsw_sp_sb_pm *pm = mlxsw_sp_sb_pm_get(mlxsw_sp, local_port,
844
						       pool_index);
845

846
	*p_threshold = mlxsw_sp_sb_threshold_out(mlxsw_sp, pool_index,
847 848 849 850 851 852 853 854 855 856 857 858 859 860 861
						 pm->max_buff);
	return 0;
}

int mlxsw_sp_sb_port_pool_set(struct mlxsw_core_port *mlxsw_core_port,
			      unsigned int sb_index, u16 pool_index,
			      u32 threshold)
{
	struct mlxsw_sp_port *mlxsw_sp_port =
			mlxsw_core_port_driver_priv(mlxsw_core_port);
	struct mlxsw_sp *mlxsw_sp = mlxsw_sp_port->mlxsw_sp;
	u8 local_port = mlxsw_sp_port->local_port;
	u32 max_buff;
	int err;

862
	err = mlxsw_sp_sb_threshold_in(mlxsw_sp, pool_index,
863 864 865 866
				       threshold, &max_buff);
	if (err)
		return err;

867
	return mlxsw_sp_sb_pm_write(mlxsw_sp, local_port, pool_index,
868 869 870 871 872 873 874 875 876 877 878 879 880
				    0, max_buff);
}

int mlxsw_sp_sb_tc_pool_bind_get(struct mlxsw_core_port *mlxsw_core_port,
				 unsigned int sb_index, u16 tc_index,
				 enum devlink_sb_pool_type pool_type,
				 u16 *p_pool_index, u32 *p_threshold)
{
	struct mlxsw_sp_port *mlxsw_sp_port =
			mlxsw_core_port_driver_priv(mlxsw_core_port);
	struct mlxsw_sp *mlxsw_sp = mlxsw_sp_port->mlxsw_sp;
	u8 local_port = mlxsw_sp_port->local_port;
	u8 pg_buff = tc_index;
881
	enum mlxsw_reg_sbxx_dir dir = (enum mlxsw_reg_sbxx_dir) pool_type;
882 883 884
	struct mlxsw_sp_sb_cm *cm = mlxsw_sp_sb_cm_get(mlxsw_sp, local_port,
						       pg_buff, dir);

885
	*p_threshold = mlxsw_sp_sb_threshold_out(mlxsw_sp, cm->pool_index,
886
						 cm->max_buff);
887
	*p_pool_index = cm->pool_index;
888 889 890 891 892 893 894 895 896 897 898 899 900
	return 0;
}

int mlxsw_sp_sb_tc_pool_bind_set(struct mlxsw_core_port *mlxsw_core_port,
				 unsigned int sb_index, u16 tc_index,
				 enum devlink_sb_pool_type pool_type,
				 u16 pool_index, u32 threshold)
{
	struct mlxsw_sp_port *mlxsw_sp_port =
			mlxsw_core_port_driver_priv(mlxsw_core_port);
	struct mlxsw_sp *mlxsw_sp = mlxsw_sp_port->mlxsw_sp;
	u8 local_port = mlxsw_sp_port->local_port;
	u8 pg_buff = tc_index;
901
	enum mlxsw_reg_sbxx_dir dir = (enum mlxsw_reg_sbxx_dir) pool_type;
902 903 904
	u32 max_buff;
	int err;

905
	if (dir != mlxsw_sp->sb_vals->pool_dess[pool_index].dir)
906 907
		return -EINVAL;

908
	err = mlxsw_sp_sb_threshold_in(mlxsw_sp, pool_index,
909 910 911 912
				       threshold, &max_buff);
	if (err)
		return err;

913
	return mlxsw_sp_sb_cm_write(mlxsw_sp, local_port, pg_buff,
914
				    0, max_buff, false, pool_index);
915
}
916 917

#define MASKED_COUNT_MAX \
918 919
	(MLXSW_REG_SBSR_REC_MAX_COUNT / \
	 (MLXSW_SP_SB_ING_TC_COUNT + MLXSW_SP_SB_EG_TC_COUNT))
920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941

struct mlxsw_sp_sb_sr_occ_query_cb_ctx {
	u8 masked_count;
	u8 local_port_1;
};

static void mlxsw_sp_sb_sr_occ_query_cb(struct mlxsw_core *mlxsw_core,
					char *sbsr_pl, size_t sbsr_pl_len,
					unsigned long cb_priv)
{
	struct mlxsw_sp *mlxsw_sp = mlxsw_core_driver_priv(mlxsw_core);
	struct mlxsw_sp_sb_sr_occ_query_cb_ctx cb_ctx;
	u8 masked_count;
	u8 local_port;
	int rec_index = 0;
	struct mlxsw_sp_sb_cm *cm;
	int i;

	memcpy(&cb_ctx, &cb_priv, sizeof(cb_ctx));

	masked_count = 0;
	for (local_port = cb_ctx.local_port_1;
942
	     local_port < mlxsw_core_max_ports(mlxsw_core); local_port++) {
943 944
		if (!mlxsw_sp->ports[local_port])
			continue;
945
		for (i = 0; i < MLXSW_SP_SB_ING_TC_COUNT; i++) {
946 947 948 949 950 951 952 953 954 955
			cm = mlxsw_sp_sb_cm_get(mlxsw_sp, local_port, i,
						MLXSW_REG_SBXX_DIR_INGRESS);
			mlxsw_reg_sbsr_rec_unpack(sbsr_pl, rec_index++,
						  &cm->occ.cur, &cm->occ.max);
		}
		if (++masked_count == cb_ctx.masked_count)
			break;
	}
	masked_count = 0;
	for (local_port = cb_ctx.local_port_1;
956
	     local_port < mlxsw_core_max_ports(mlxsw_core); local_port++) {
957 958
		if (!mlxsw_sp->ports[local_port])
			continue;
959
		for (i = 0; i < MLXSW_SP_SB_EG_TC_COUNT; i++) {
960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993
			cm = mlxsw_sp_sb_cm_get(mlxsw_sp, local_port, i,
						MLXSW_REG_SBXX_DIR_EGRESS);
			mlxsw_reg_sbsr_rec_unpack(sbsr_pl, rec_index++,
						  &cm->occ.cur, &cm->occ.max);
		}
		if (++masked_count == cb_ctx.masked_count)
			break;
	}
}

int mlxsw_sp_sb_occ_snapshot(struct mlxsw_core *mlxsw_core,
			     unsigned int sb_index)
{
	struct mlxsw_sp *mlxsw_sp = mlxsw_core_driver_priv(mlxsw_core);
	struct mlxsw_sp_sb_sr_occ_query_cb_ctx cb_ctx;
	unsigned long cb_priv;
	LIST_HEAD(bulk_list);
	char *sbsr_pl;
	u8 masked_count;
	u8 local_port_1;
	u8 local_port = 0;
	int i;
	int err;
	int err2;

	sbsr_pl = kmalloc(MLXSW_REG_SBSR_LEN, GFP_KERNEL);
	if (!sbsr_pl)
		return -ENOMEM;

next_batch:
	local_port++;
	local_port_1 = local_port;
	masked_count = 0;
	mlxsw_reg_sbsr_pack(sbsr_pl, false);
994
	for (i = 0; i < MLXSW_SP_SB_ING_TC_COUNT; i++)
995
		mlxsw_reg_sbsr_pg_buff_mask_set(sbsr_pl, i, 1);
996
	for (i = 0; i < MLXSW_SP_SB_EG_TC_COUNT; i++)
997
		mlxsw_reg_sbsr_tclass_mask_set(sbsr_pl, i, 1);
998
	for (; local_port < mlxsw_core_max_ports(mlxsw_core); local_port++) {
999 1000 1001 1002
		if (!mlxsw_sp->ports[local_port])
			continue;
		mlxsw_reg_sbsr_ingress_port_mask_set(sbsr_pl, local_port, 1);
		mlxsw_reg_sbsr_egress_port_mask_set(sbsr_pl, local_port, 1);
1003
		for (i = 0; i < mlxsw_sp->sb_vals->pool_count; i++) {
1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021
			err = mlxsw_sp_sb_pm_occ_query(mlxsw_sp, local_port, i,
						       &bulk_list);
			if (err)
				goto out;
		}
		if (++masked_count == MASKED_COUNT_MAX)
			goto do_query;
	}

do_query:
	cb_ctx.masked_count = masked_count;
	cb_ctx.local_port_1 = local_port_1;
	memcpy(&cb_priv, &cb_ctx, sizeof(cb_ctx));
	err = mlxsw_reg_trans_query(mlxsw_core, MLXSW_REG(sbsr), sbsr_pl,
				    &bulk_list, mlxsw_sp_sb_sr_occ_query_cb,
				    cb_priv);
	if (err)
		goto out;
1022
	if (local_port < mlxsw_core_max_ports(mlxsw_core))
1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052
		goto next_batch;

out:
	err2 = mlxsw_reg_trans_bulk_wait(&bulk_list);
	if (!err)
		err = err2;
	kfree(sbsr_pl);
	return err;
}

int mlxsw_sp_sb_occ_max_clear(struct mlxsw_core *mlxsw_core,
			      unsigned int sb_index)
{
	struct mlxsw_sp *mlxsw_sp = mlxsw_core_driver_priv(mlxsw_core);
	LIST_HEAD(bulk_list);
	char *sbsr_pl;
	unsigned int masked_count;
	u8 local_port = 0;
	int i;
	int err;
	int err2;

	sbsr_pl = kmalloc(MLXSW_REG_SBSR_LEN, GFP_KERNEL);
	if (!sbsr_pl)
		return -ENOMEM;

next_batch:
	local_port++;
	masked_count = 0;
	mlxsw_reg_sbsr_pack(sbsr_pl, true);
1053
	for (i = 0; i < MLXSW_SP_SB_ING_TC_COUNT; i++)
1054
		mlxsw_reg_sbsr_pg_buff_mask_set(sbsr_pl, i, 1);
1055
	for (i = 0; i < MLXSW_SP_SB_EG_TC_COUNT; i++)
1056
		mlxsw_reg_sbsr_tclass_mask_set(sbsr_pl, i, 1);
1057
	for (; local_port < mlxsw_core_max_ports(mlxsw_core); local_port++) {
1058 1059 1060 1061
		if (!mlxsw_sp->ports[local_port])
			continue;
		mlxsw_reg_sbsr_ingress_port_mask_set(sbsr_pl, local_port, 1);
		mlxsw_reg_sbsr_egress_port_mask_set(sbsr_pl, local_port, 1);
1062
		for (i = 0; i < mlxsw_sp->sb_vals->pool_count; i++) {
1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076
			err = mlxsw_sp_sb_pm_occ_clear(mlxsw_sp, local_port, i,
						       &bulk_list);
			if (err)
				goto out;
		}
		if (++masked_count == MASKED_COUNT_MAX)
			goto do_query;
	}

do_query:
	err = mlxsw_reg_trans_query(mlxsw_core, MLXSW_REG(sbsr), sbsr_pl,
				    &bulk_list, NULL, 0);
	if (err)
		goto out;
1077
	if (local_port < mlxsw_core_max_ports(mlxsw_core))
1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096
		goto next_batch;

out:
	err2 = mlxsw_reg_trans_bulk_wait(&bulk_list);
	if (!err)
		err = err2;
	kfree(sbsr_pl);
	return err;
}

int mlxsw_sp_sb_occ_port_pool_get(struct mlxsw_core_port *mlxsw_core_port,
				  unsigned int sb_index, u16 pool_index,
				  u32 *p_cur, u32 *p_max)
{
	struct mlxsw_sp_port *mlxsw_sp_port =
			mlxsw_core_port_driver_priv(mlxsw_core_port);
	struct mlxsw_sp *mlxsw_sp = mlxsw_sp_port->mlxsw_sp;
	u8 local_port = mlxsw_sp_port->local_port;
	struct mlxsw_sp_sb_pm *pm = mlxsw_sp_sb_pm_get(mlxsw_sp, local_port,
1097
						       pool_index);
1098

1099 1100
	*p_cur = mlxsw_sp_cells_bytes(mlxsw_sp, pm->occ.cur);
	*p_max = mlxsw_sp_cells_bytes(mlxsw_sp, pm->occ.max);
1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113
	return 0;
}

int mlxsw_sp_sb_occ_tc_port_bind_get(struct mlxsw_core_port *mlxsw_core_port,
				     unsigned int sb_index, u16 tc_index,
				     enum devlink_sb_pool_type pool_type,
				     u32 *p_cur, u32 *p_max)
{
	struct mlxsw_sp_port *mlxsw_sp_port =
			mlxsw_core_port_driver_priv(mlxsw_core_port);
	struct mlxsw_sp *mlxsw_sp = mlxsw_sp_port->mlxsw_sp;
	u8 local_port = mlxsw_sp_port->local_port;
	u8 pg_buff = tc_index;
1114
	enum mlxsw_reg_sbxx_dir dir = (enum mlxsw_reg_sbxx_dir) pool_type;
1115 1116 1117
	struct mlxsw_sp_sb_cm *cm = mlxsw_sp_sb_cm_get(mlxsw_sp, local_port,
						       pg_buff, dir);

1118 1119
	*p_cur = mlxsw_sp_cells_bytes(mlxsw_sp, cm->occ.cur);
	*p_max = mlxsw_sp_cells_bytes(mlxsw_sp, cm->occ.max);
1120 1121
	return 0;
}