Kconfig 9.5 KB
Newer Older
1 2
menu "Platform support"

3
source "arch/powerpc/platforms/powernv/Kconfig"
4 5
source "arch/powerpc/platforms/pseries/Kconfig"
source "arch/powerpc/platforms/chrp/Kconfig"
6
source "arch/powerpc/platforms/512x/Kconfig"
7 8 9 10
source "arch/powerpc/platforms/52xx/Kconfig"
source "arch/powerpc/platforms/powermac/Kconfig"
source "arch/powerpc/platforms/maple/Kconfig"
source "arch/powerpc/platforms/pasemi/Kconfig"
11 12
source "arch/powerpc/platforms/ps3/Kconfig"
source "arch/powerpc/platforms/cell/Kconfig"
13
source "arch/powerpc/platforms/8xx/Kconfig"
14
source "arch/powerpc/platforms/82xx/Kconfig"
15
source "arch/powerpc/platforms/83xx/Kconfig"
16
source "arch/powerpc/platforms/85xx/Kconfig"
17
source "arch/powerpc/platforms/86xx/Kconfig"
18
source "arch/powerpc/platforms/embedded6xx/Kconfig"
19
source "arch/powerpc/platforms/44x/Kconfig"
J
Josh Boyer 已提交
20
source "arch/powerpc/platforms/40x/Kconfig"
21
source "arch/powerpc/platforms/amigaone/Kconfig"
22

23 24
config KVM_GUEST
	bool "KVM Guest support"
25
	default n
26
	select EPAPR_PARAVIRT
27 28 29 30 31 32 33
	---help---
	  This option enables various optimizations for running under the KVM
	  hypervisor. Overhead for the kernel when not running inside KVM should
	  be minimal.

	  In case of doubt, say Y

34 35 36 37 38 39 40 41
config EPAPR_PARAVIRT
	bool "ePAPR para-virtualization support"
	default n
	help
	  Enables ePAPR para-virtualization support for guests.

	  In case of doubt, say Y

42 43
config PPC_NATIVE
	bool
44
	depends on 6xx || PPC64
45 46 47 48 49
	help
	  Support for running natively on the hardware, i.e. without
	  a hypervisor. This option is not user-selectable but should
	  be selected by all platforms that need it.

50 51 52 53 54 55 56
config PPC_OF_BOOT_TRAMPOLINE
	bool "Support booting from Open Firmware or yaboot"
	depends on 6xx || PPC64
	default y
	help
	  Support from booting from Open Firmware or yaboot using an
	  Open Firmware client interface. This enables the kernel to
57
	  communicate with open firmware to retrieve system information
58 59 60 61
	  such as the device tree.

	  In case of doubt, say Y

62 63 64 65 66
config UDBG_RTAS_CONSOLE
	bool "RTAS based debug console"
	depends on PPC_RTAS
	default n

67 68 69 70 71 72 73 74
config PPC_SMP_MUXED_IPI
	bool
	help
	  Select this opton if your platform supports SMP and your
	  interrupt controller provides less than 4 interrupts to each
	  cpu.	This will enable the generic code to multiplex the 4
	  messages on to one ipi.

J
John Rigby 已提交
75 76 77 78
config IPIC
	bool
	default n

79 80 81 82
config MPIC
	bool
	default n

83 84 85 86 87 88 89 90 91 92 93 94
config MPIC_TIMER
	bool "MPIC Global Timer"
	depends on MPIC && FSL_SOC
	default n
	help
	  The MPIC global timer is a hardware timer inside the
	  Freescale PIC complying with OpenPIC standard. When the
	  specified interval times out, the hardware timer generates
	  an interrupt. The driver currently is only tested on fsl
	  chip, but it can potentially support other global timers
	  complying with the OpenPIC standard.

95 96 97 98 99 100 101 102 103
config FSL_MPIC_TIMER_WAKEUP
	tristate "Freescale MPIC global timer wakeup driver"
	depends on FSL_SOC &&  MPIC_TIMER && PM
	default n
	help
	  The driver provides a way to wake up the system by MPIC
	  timer.
	  e.g. "echo 5 > /sys/devices/system/mpic/timer_wakeup"

104 105 106
config PPC_EPAPR_HV_PIC
	bool
	default n
107
	select EPAPR_PARAVIRT
108

109 110 111 112
config MPIC_WEIRD
	bool
	default n

113 114 115 116 117 118 119 120
config MPIC_MSGR
	bool "MPIC message register support"
	depends on MPIC
	default n
	help
	  Enables support for the MPIC message registers.  These
	  registers are used for inter-processor communication.

121 122 123 124
config PPC_I8259
	bool
	default n

125 126
config U3_DART
	bool
127
	depends on PPC64
128 129 130 131 132 133 134 135 136 137 138
	default n

config PPC_RTAS
	bool
	default n

config RTAS_ERROR_LOGGING
	bool
	depends on PPC_RTAS
	default n

139 140 141 142 143
config PPC_RTAS_DAEMON
	bool
	depends on PPC_RTAS
	default n

144 145
config RTAS_PROC
	bool "Proc interface to RTAS"
146
	depends on PPC_RTAS && PROC_FS
147 148 149 150 151 152 153 154 155 156
	default y

config RTAS_FLASH
	tristate "Firmware flash interface"
	depends on PPC64 && RTAS_PROC

config MMIO_NVRAM
	bool
	default n

157
config MPIC_U3_HT_IRQS
158
	bool
159
	default n
160

161 162 163 164 165 166 167 168 169 170
config MPIC_BROKEN_REGREAD
	bool
	depends on MPIC
	help
	  This option enables a MPIC driver workaround for some chips
	  that have a bug that causes some interrupt source information
	  to not read back properly. It is safe to use on other chips as
	  well, but enabling it uses about 8KB of memory to keep copies
	  of the register contents in software.

171
config IBMVIO
172
	depends on PPC_PSERIES
173 174 175 176 177 178 179 180 181
	bool
	default y

config IBMEBUS
	depends on PPC_PSERIES
	bool "Support for GX bus based adapters"
	help
	  Bus device driver for GX bus based adapters.

182 183 184 185 186
config EEH
	bool
	depends on (PPC_POWERNV || PPC_PSERIES) && PCI
	default y

187 188 189 190 191 192 193 194
config PPC_MPC106
	bool
	default n

config PPC_970_NAP
	bool
	default n

195 196 197 198
config PPC_P7_NAP
	bool
	default n

199 200
config PPC_INDIRECT_PIO
	bool
201
	select GENERIC_IOMAP
202 203 204

config PPC_INDIRECT_MMIO
	bool
205

206 207 208
config PPC_IO_WORKAROUNDS
	bool

209 210
source "drivers/cpufreq/Kconfig"

211 212 213 214 215 216
menu "CPUIdle driver"

source "drivers/cpuidle/Kconfig"

endmenu

217 218
config PPC601_SYNC_FIX
	bool "Workarounds for PPC601 bugs"
P
Paul Bolle 已提交
219
	depends on 6xx && PPC_PMAC
220 221 222 223 224 225 226 227 228 229 230 231 232
	help
	  Some versions of the PPC601 (the first PowerPC chip) have bugs which
	  mean that extra synchronization instructions are required near
	  certain instructions, typically those that make major changes to the
	  CPU state.  These extra instructions reduce performance slightly.
	  If you say N here, these extra instructions will not be included,
	  resulting in a kernel which will run faster but may not run at all
	  on some systems with the PPC601 chip.

	  If in doubt, say Y here.

config TAU
	bool "On-chip CPU temperature sensor support"
233
	depends on 6xx
234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274
	help
	  G3 and G4 processors have an on-chip temperature sensor called the
	  'Thermal Assist Unit (TAU)', which, in theory, can measure the on-die
	  temperature within 2-4 degrees Celsius. This option shows the current
	  on-die temperature in /proc/cpuinfo if the cpu supports it.

	  Unfortunately, on some chip revisions, this sensor is very inaccurate
	  and in many cases, does not work at all, so don't assume the cpu
	  temp is actually what /proc/cpuinfo says it is.

config TAU_INT
	bool "Interrupt driven TAU driver (DANGEROUS)"
	depends on TAU
	---help---
	  The TAU supports an interrupt driven mode which causes an interrupt
	  whenever the temperature goes out of range. This is the fastest way
	  to get notified the temp has exceeded a range. With this option off,
	  a timer is used to re-check the temperature periodically.

	  However, on some cpus it appears that the TAU interrupt hardware
	  is buggy and can cause a situation which would lead unexplained hard
	  lockups.

	  Unless you are extending the TAU driver, or enjoy kernel/hardware
	  debugging, leave this option off.

config TAU_AVERAGE
	bool "Average high and low temp"
	depends on TAU
	---help---
	  The TAU hardware can compare the temperature to an upper and lower
	  bound.  The default behavior is to show both the upper and lower
	  bound in /proc/cpuinfo. If the range is large, the temperature is
	  either changing a lot, or the TAU hardware is broken (likely on some
	  G4's). If the range is small (around 4 degrees), the temperature is
	  relatively stable.  If you say Y here, a single temperature value,
	  halfway between the upper and lower bounds, will be reported in
	  /proc/cpuinfo.

	  If in doubt, say N here.

275
config QUICC_ENGINE
276
	bool "Freescale QUICC Engine (QE) Support"
277
	depends on FSL_SOC && PPC32
278
	select PPC_LIB_RHEAP
279
	select CRC32
280 281 282 283 284 285
	help
	  The QUICC Engine (QE) is a new generation of communications
	  coprocessors on Freescale embedded CPUs (akin to CPM in older chips).
	  Selecting this option means that you wish to build a kernel
	  for a machine with a QE coprocessor.

286 287 288 289 290 291 292 293
config QE_GPIO
	bool "QE GPIO support"
	depends on QUICC_ENGINE
	select ARCH_REQUIRE_GPIOLIB
	help
	  Say Y here if you're going to use hardware that connects to the
	  QE GPIOs.

294
config CPM2
295
	bool "Enable support for the CPM2 (Communications Processor Module)"
K
Kumar Gala 已提交
296
	depends on (FSL_SOC_BOOKE && PPC32) || 8260
297
	select CPM
298
	select PPC_LIB_RHEAP
J
John Rigby 已提交
299
	select PPC_PCI_CHOICE
300
	select ARCH_REQUIRE_GPIOLIB
301 302 303 304 305 306
	help
	  The CPM2 (Communications Processor Module) is a coprocessor on
	  embedded CPUs made by Freescale.  Selecting this option means that
	  you wish to build a kernel for a machine with a CPM2 coprocessor
	  on it (826x, 827x, 8560).

307 308
config AXON_RAM
	tristate "Axon DDR2 memory device driver"
309
	depends on PPC_IBM_CELL_BLADE && BLOCK
310 311 312 313 314 315 316
	default m
	help
	  It registers one block device per Axon's DDR2 memory bank found
	  on a system. Block devices are called axonram?, their major and
	  minor numbers are available in /proc/devices, /proc/partitions or
	  in /sys/block/axonram?/dev.

317 318 319
config FSL_ULI1575
	bool
	default n
320
	select GENERIC_ISA_DMA
321 322 323 324 325
	help
	  Supports for the ULI1575 PCIe south bridge that exists on some
	  Freescale reference boards. The boards all use the ULI in pretty
	  much the same way.

326 327 328
config CPM
	bool

329 330 331
config OF_RTC
	bool
	help
332
	  Uses information from the OF or flattened device tree to instantiate
333 334
	  platform devices for direct mapped RTC chips like the DS1742 or DS1743.

335 336 337 338 339 340 341 342 343 344
config SIMPLE_GPIO
	bool "Support for simple, memory-mapped GPIO controllers"
	depends on PPC
	select ARCH_REQUIRE_GPIOLIB
	help
	  Say Y here to support simple, memory-mapped GPIO controllers.
	  These are usually BCSRs used to control board's switches, LEDs,
	  chip-selects, Ethernet/USB PHY's power and various other small
	  on-board peripherals.

345
config MCU_MPC8349EMITX
346
	bool "MPC8349E-mITX MCU driver"
347
	depends on I2C=y && PPC_83xx
348 349 350 351 352 353 354
	select ARCH_REQUIRE_GPIOLIB
	help
	  Say Y here to enable soft power-off functionality on the Freescale
	  boards with the MPC8349E-mITX-compatible MCU chips. This driver will
	  also register MCU GPIOs with the generic GPIO API, so you'll able
	  to use MCU pins as GPIOs.

355 356 357 358
config XILINX_PCI
	bool "Xilinx PCI host bridge support"
	depends on PCI && XILINX_VIRTEX

359
endmenu