pci.c 9.0 KB
Newer Older
1
/*
2
 * Copyright (c) 2008-2009 Atheros Communications Inc.
3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
 *
 * Permission to use, copy, modify, and/or distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */

#include <linux/nl80211.h>
#include <linux/pci.h>
19
#include <linux/ath9k_platform.h>
S
Sujith 已提交
20
#include "ath9k.h"
21

22
static DEFINE_PCI_DEVICE_TABLE(ath_pci_id_table) = {
23 24 25 26 27 28
	{ PCI_VDEVICE(ATHEROS, 0x0023) }, /* PCI   */
	{ PCI_VDEVICE(ATHEROS, 0x0024) }, /* PCI-E */
	{ PCI_VDEVICE(ATHEROS, 0x0027) }, /* PCI   */
	{ PCI_VDEVICE(ATHEROS, 0x0029) }, /* PCI   */
	{ PCI_VDEVICE(ATHEROS, 0x002A) }, /* PCI-E */
	{ PCI_VDEVICE(ATHEROS, 0x002B) }, /* PCI-E */
29
	{ PCI_VDEVICE(ATHEROS, 0x002C) }, /* PCI-E 802.11n bonded out */
30 31
	{ PCI_VDEVICE(ATHEROS, 0x002D) }, /* PCI   */
	{ PCI_VDEVICE(ATHEROS, 0x002E) }, /* PCI-E */
L
Luis R. Rodriguez 已提交
32
	{ PCI_VDEVICE(ATHEROS, 0x0030) }, /* PCI-E  AR9300 */
33 34 35 36
	{ 0 }
};

/* return bus cachesize in 4B word units */
37
static void ath_pci_read_cachesize(struct ath_common *common, int *csz)
38
{
39
	struct ath_softc *sc = (struct ath_softc *) common->priv;
40 41
	u8 u8tmp;

42
	pci_read_config_byte(to_pci_dev(sc->dev), PCI_CACHE_LINE_SIZE, &u8tmp);
43 44 45 46 47 48 49 50 51 52 53 54
	*csz = (int)u8tmp;

	/*
	 * This check was put in to avoid "unplesant" consequences if
	 * the bootrom has not fully initialized all PCI devices.
	 * Sometimes the cache line size register is not set
	 */

	if (*csz == 0)
		*csz = DEFAULT_CACHELINE >> 2;   /* Use the default size */
}

55
static bool ath_pci_eeprom_read(struct ath_common *common, u32 off, u16 *data)
56
{
57 58 59 60 61
	struct ath_softc *sc = (struct ath_softc *) common->priv;
	struct ath9k_platform_data *pdata = sc->dev->platform_data;

	if (pdata) {
		if (off >= (ARRAY_SIZE(pdata->eeprom_data))) {
62 63 64
			ath_err(common,
				"%s: eeprom read failed, offset %08x is out of range\n",
				__func__, off);
65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83
		}

		*data = pdata->eeprom_data[off];
	} else {
		struct ath_hw *ah = (struct ath_hw *) common->ah;

		common->ops->read(ah, AR5416_EEPROM_OFFSET +
				      (off << AR5416_EEPROM_S));

		if (!ath9k_hw_wait(ah,
				   AR_EEPROM_STATUS_DATA,
				   AR_EEPROM_STATUS_DATA_BUSY |
				   AR_EEPROM_STATUS_DATA_PROT_ACCESS, 0,
				   AH_WAIT_TIMEOUT)) {
			return false;
		}

		*data = MS(common->ops->read(ah, AR_EEPROM_STATUS_DATA),
			   AR_EEPROM_STATUS_DATA_VAL);
84 85 86 87 88
	}

	return true;
}

89 90 91
/*
 * Bluetooth coexistance requires disabling ASPM.
 */
92
static void ath_pci_bt_coex_prep(struct ath_common *common)
93
{
94
	struct ath_softc *sc = (struct ath_softc *) common->priv;
95 96 97 98 99 100 101 102 103 104 105
	struct pci_dev *pdev = to_pci_dev(sc->dev);
	u8 aspm;

	if (!pdev->is_pcie)
		return;

	pci_read_config_byte(pdev, ATH_PCIE_CAP_LINK_CTRL, &aspm);
	aspm &= ~(ATH_PCIE_CAP_LINK_L0S | ATH_PCIE_CAP_LINK_L1);
	pci_write_config_byte(pdev, ATH_PCIE_CAP_LINK_CTRL, aspm);
}

106 107 108 109 110 111 112 113 114 115 116
static void ath_pci_extn_synch_enable(struct ath_common *common)
{
	struct ath_softc *sc = (struct ath_softc *) common->priv;
	struct pci_dev *pdev = to_pci_dev(sc->dev);
	u8 lnkctl;

	pci_read_config_byte(pdev, sc->sc_ah->caps.pcie_lcr_offset, &lnkctl);
	lnkctl |= PCI_EXP_LNKCTL_ES;
	pci_write_config_byte(pdev, sc->sc_ah->caps.pcie_lcr_offset, lnkctl);
}

117
static const struct ath_bus_ops ath_pci_bus_ops = {
S
Sujith 已提交
118
	.ath_bus_type = ATH_PCI,
119
	.read_cachesize = ath_pci_read_cachesize,
120
	.eeprom_read = ath_pci_eeprom_read,
121
	.bt_coex_prep = ath_pci_bt_coex_prep,
122
	.extn_synch_en = ath_pci_extn_synch_enable,
123 124 125 126 127
};

static int ath_pci_probe(struct pci_dev *pdev, const struct pci_device_id *id)
{
	void __iomem *mem;
128
	struct ath_wiphy *aphy;
129 130 131
	struct ath_softc *sc;
	struct ieee80211_hw *hw;
	u8 csz;
132
	u16 subsysid;
133
	u32 val;
134
	int ret = 0;
135
	char hw_name[64];
136 137 138 139

	if (pci_enable_device(pdev))
		return -EIO;

140
	ret =  pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
141 142
	if (ret) {
		printk(KERN_ERR "ath9k: 32-bit DMA not available\n");
S
Sujith 已提交
143
		goto err_dma;
144 145
	}

146
	ret = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
147 148 149
	if (ret) {
		printk(KERN_ERR "ath9k: 32-bit DMA consistent "
			"DMA enable failed\n");
S
Sujith 已提交
150
		goto err_dma;
151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177
	}

	/*
	 * Cache line size is used to size and align various
	 * structures used to communicate with the hardware.
	 */
	pci_read_config_byte(pdev, PCI_CACHE_LINE_SIZE, &csz);
	if (csz == 0) {
		/*
		 * Linux 2.4.18 (at least) writes the cache line size
		 * register as a 16-bit wide register which is wrong.
		 * We must have this setup properly for rx buffer
		 * DMA to work so force a reasonable value here if it
		 * comes up zero.
		 */
		csz = L1_CACHE_BYTES / sizeof(u32);
		pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, csz);
	}
	/*
	 * The default setting of latency timer yields poor results,
	 * set it to the value used by other systems. It may be worth
	 * tweaking this setting more.
	 */
	pci_write_config_byte(pdev, PCI_LATENCY_TIMER, 0xa8);

	pci_set_master(pdev);

178 179 180 181 182 183 184 185
	/*
	 * Disable the RETRY_TIMEOUT register (0x41) to keep
	 * PCI Tx retries from interfering with C3 CPU state.
	 */
	pci_read_config_dword(pdev, 0x40, &val);
	if ((val & 0x0000ff00) != 0)
		pci_write_config_dword(pdev, 0x40, val & 0xffff00ff);

186 187 188 189
	ret = pci_request_region(pdev, 0, "ath9k");
	if (ret) {
		dev_err(&pdev->dev, "PCI memory region reserve error\n");
		ret = -ENODEV;
S
Sujith 已提交
190
		goto err_region;
191 192 193 194 195 196
	}

	mem = pci_iomap(pdev, 0, 0);
	if (!mem) {
		printk(KERN_ERR "PCI memory map error\n") ;
		ret = -EIO;
S
Sujith 已提交
197
		goto err_iomap;
198 199
	}

200 201
	hw = ieee80211_alloc_hw(sizeof(struct ath_wiphy) +
				sizeof(struct ath_softc), &ath9k_ops);
202
	if (!hw) {
S
Sujith 已提交
203
		dev_err(&pdev->dev, "No memory for ieee80211_hw\n");
204
		ret = -ENOMEM;
S
Sujith 已提交
205
		goto err_alloc_hw;
206 207 208 209 210
	}

	SET_IEEE80211_DEV(hw, &pdev->dev);
	pci_set_drvdata(pdev, hw);

211 212 213 214 215
	aphy = hw->priv;
	sc = (struct ath_softc *) (aphy + 1);
	aphy->sc = sc;
	aphy->hw = hw;
	sc->pri_wiphy = aphy;
216 217 218 219
	sc->hw = hw;
	sc->dev = &pdev->dev;
	sc->mem = mem;

S
Sujith 已提交
220 221
	/* Will be cleared in ath9k_start() */
	sc->sc_flags |= SC_OP_INVALID;
222

223
	ret = request_irq(pdev->irq, ath_isr, IRQF_SHARED, "ath9k", sc);
224 225
	if (ret) {
		dev_err(&pdev->dev, "request_irq failed\n");
S
Sujith 已提交
226
		goto err_irq;
227 228 229 230
	}

	sc->irq = pdev->irq;

S
Sujith 已提交
231 232 233 234 235 236 237 238
	pci_read_config_word(pdev, PCI_SUBSYSTEM_ID, &subsysid);
	ret = ath9k_init_device(id->device, sc, subsysid, &ath_pci_bus_ops);
	if (ret) {
		dev_err(&pdev->dev, "Failed to initialize device\n");
		goto err_init;
	}

	ath9k_hw_name(sc->sc_ah, hw_name, sizeof(hw_name));
239 240
	wiphy_info(hw->wiphy, "%s mem=0x%lx, irq=%d\n",
		   hw_name, (unsigned long)mem, pdev->irq);
241 242

	return 0;
S
Sujith 已提交
243 244 245 246

err_init:
	free_irq(sc->irq, sc);
err_irq:
247
	ieee80211_free_hw(hw);
S
Sujith 已提交
248
err_alloc_hw:
249
	pci_iounmap(pdev, mem);
S
Sujith 已提交
250
err_iomap:
251
	pci_release_region(pdev, 0);
S
Sujith 已提交
252 253 254
err_region:
	/* Nothing */
err_dma:
255 256 257 258 259 260 261
	pci_disable_device(pdev);
	return ret;
}

static void ath_pci_remove(struct pci_dev *pdev)
{
	struct ieee80211_hw *hw = pci_get_drvdata(pdev);
262 263
	struct ath_wiphy *aphy = hw->priv;
	struct ath_softc *sc = aphy->sc;
264
	void __iomem *mem = sc->mem;
265

S
Sujith 已提交
266 267 268
	ath9k_deinit_device(sc);
	free_irq(sc->irq, sc);
	ieee80211_free_hw(sc->hw);
269 270 271 272

	pci_iounmap(pdev, mem);
	pci_disable_device(pdev);
	pci_release_region(pdev, 0);
273 274 275 276
}

#ifdef CONFIG_PM

277
static int ath_pci_suspend(struct device *device)
278
{
279
	struct pci_dev *pdev = to_pci_dev(device);
280
	struct ieee80211_hw *hw = pci_get_drvdata(pdev);
281 282
	struct ath_wiphy *aphy = hw->priv;
	struct ath_softc *sc = aphy->sc;
283

284
	ath9k_hw_set_gpio(sc->sc_ah, sc->sc_ah->led_pin, 1);
285 286 287 288

	return 0;
}

289
static int ath_pci_resume(struct device *device)
290
{
291
	struct pci_dev *pdev = to_pci_dev(device);
292
	struct ieee80211_hw *hw = pci_get_drvdata(pdev);
293 294
	struct ath_wiphy *aphy = hw->priv;
	struct ath_softc *sc = aphy->sc;
295
	u32 val;
S
Sujith 已提交
296

297 298 299 300 301 302 303 304
	/*
	 * Suspend/Resume resets the PCI configuration space, so we have to
	 * re-disable the RETRY_TIMEOUT register (0x41) to keep
	 * PCI Tx retries from interfering with C3 CPU state
	 */
	pci_read_config_dword(pdev, 0x40, &val);
	if ((val & 0x0000ff00) != 0)
		pci_write_config_dword(pdev, 0x40, val & 0xffff00ff);
305 306

	/* Enable LED */
307
	ath9k_hw_cfg_output(sc->sc_ah, sc->sc_ah->led_pin,
308
			    AR_GPIO_OUTPUT_MUX_AS_OUTPUT);
309
	ath9k_hw_set_gpio(sc->sc_ah, sc->sc_ah->led_pin, 1);
310 311 312 313

	return 0;
}

314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330
static const struct dev_pm_ops ath9k_pm_ops = {
	.suspend = ath_pci_suspend,
	.resume = ath_pci_resume,
	.freeze = ath_pci_suspend,
	.thaw = ath_pci_resume,
	.poweroff = ath_pci_suspend,
	.restore = ath_pci_resume,
};

#define ATH9K_PM_OPS	(&ath9k_pm_ops)

#else /* !CONFIG_PM */

#define ATH9K_PM_OPS	NULL

#endif /* !CONFIG_PM */

331 332 333 334 335 336 337 338

MODULE_DEVICE_TABLE(pci, ath_pci_id_table);

static struct pci_driver ath_pci_driver = {
	.name       = "ath9k",
	.id_table   = ath_pci_id_table,
	.probe      = ath_pci_probe,
	.remove     = ath_pci_remove,
339
	.driver.pm  = ATH9K_PM_OPS,
340 341
};

S
Sujith 已提交
342
int ath_pci_init(void)
343 344 345 346 347 348 349 350
{
	return pci_register_driver(&ath_pci_driver);
}

void ath_pci_exit(void)
{
	pci_unregister_driver(&ath_pci_driver);
}