perf.h 6.8 KB
Newer Older
1 2 3
#ifndef _PERF_PERF_H
#define _PERF_PERF_H

4 5
#include <asm/unistd.h>

V
Vince Weaver 已提交
6
#if defined(__i386__)
7 8
#define mb()		asm volatile("lock; addl $0,0(%%esp)" ::: "memory")
#define wmb()		asm volatile("lock; addl $0,0(%%esp)" ::: "memory")
V
Vince Weaver 已提交
9 10
#define rmb()		asm volatile("lock; addl $0,0(%%esp)" ::: "memory")
#define cpu_relax()	asm volatile("rep; nop" ::: "memory");
11
#define CPUINFO_PROC	"model name"
12 13 14
#ifndef __NR_perf_event_open
# define __NR_perf_event_open 336
#endif
15 16 17
#ifndef __NR_futex
# define __NR_futex 240
#endif
V
Vince Weaver 已提交
18 19 20
#endif

#if defined(__x86_64__)
21 22
#define mb()		asm volatile("mfence" ::: "memory")
#define wmb()		asm volatile("sfence" ::: "memory")
23 24
#define rmb()		asm volatile("lfence" ::: "memory")
#define cpu_relax()	asm volatile("rep; nop" ::: "memory");
25
#define CPUINFO_PROC	"model name"
26 27 28
#ifndef __NR_perf_event_open
# define __NR_perf_event_open 298
#endif
29 30 31
#ifndef __NR_futex
# define __NR_futex 202
#endif
32 33 34
#endif

#ifdef __powerpc__
35
#include "../../arch/powerpc/include/uapi/asm/unistd.h"
36 37
#define mb()		asm volatile ("sync" ::: "memory")
#define wmb()		asm volatile ("sync" ::: "memory")
38
#define rmb()		asm volatile ("sync" ::: "memory")
39
#define CPUINFO_PROC	"cpu"
40 41
#endif

42
#ifdef __s390__
43 44
#define mb()		asm volatile("bcr 15,0" ::: "memory")
#define wmb()		asm volatile("bcr 15,0" ::: "memory")
45 46 47
#define rmb()		asm volatile("bcr 15,0" ::: "memory")
#endif

48 49
#ifdef __sh__
#if defined(__SH4A__) || defined(__SH5__)
50 51
# define mb()		asm volatile("synco" ::: "memory")
# define wmb()		asm volatile("synco" ::: "memory")
52 53
# define rmb()		asm volatile("synco" ::: "memory")
#else
54 55
# define mb()		asm volatile("" ::: "memory")
# define wmb()		asm volatile("" ::: "memory")
56 57
# define rmb()		asm volatile("" ::: "memory")
#endif
58
#define CPUINFO_PROC	"cpu type"
59 60
#endif

61
#ifdef __hppa__
62 63
#define mb()		asm volatile("" ::: "memory")
#define wmb()		asm volatile("" ::: "memory")
64
#define rmb()		asm volatile("" ::: "memory")
65
#define CPUINFO_PROC	"cpu"
66 67
#endif

J
Jens Axboe 已提交
68
#ifdef __sparc__
69 70 71 72 73 74 75 76
#ifdef __LP64__
#define mb()		asm volatile("ba,pt %%xcc, 1f\n"	\
				     "membar #StoreLoad\n"	\
				     "1:\n":::"memory")
#else
#define mb()		asm volatile("":::"memory")
#endif
#define wmb()		asm volatile("":::"memory")
J
Jens Axboe 已提交
77
#define rmb()		asm volatile("":::"memory")
78
#define CPUINFO_PROC	"cpu"
J
Jens Axboe 已提交
79 80
#endif

81
#ifdef __alpha__
82 83
#define mb()		asm volatile("mb" ::: "memory")
#define wmb()		asm volatile("wmb" ::: "memory")
84
#define rmb()		asm volatile("mb" ::: "memory")
85
#define CPUINFO_PROC	"cpu model"
86 87
#endif

88
#ifdef __ia64__
89 90
#define mb()		asm volatile ("mf" ::: "memory")
#define wmb()		asm volatile ("mf" ::: "memory")
91 92
#define rmb()		asm volatile ("mf" ::: "memory")
#define cpu_relax()	asm volatile ("hint @pause" ::: "memory")
93
#define CPUINFO_PROC	"model name"
94 95
#endif

J
Jamie Iles 已提交
96 97 98 99 100
#ifdef __arm__
/*
 * Use the __kuser_memory_barrier helper in the CPU helper page. See
 * arch/arm/kernel/entry-armv.S in the kernel source for details.
 */
101 102
#define mb()		((void(*)(void))0xffff0fa0)()
#define wmb()		((void(*)(void))0xffff0fa0)()
103
#define rmb()		((void(*)(void))0xffff0fa0)()
104
#define CPUINFO_PROC	"Processor"
J
Jamie Iles 已提交
105 106
#endif

107
#ifdef __aarch64__
108
#define mb()		asm volatile("dmb ish" ::: "memory")
109 110
#define wmb()		asm volatile("dmb ishst" ::: "memory")
#define rmb()		asm volatile("dmb ishld" ::: "memory")
111 112 113
#define cpu_relax()	asm volatile("yield" ::: "memory")
#endif

114
#ifdef __mips__
115
#define mb()		asm volatile(					\
116 117 118 119 120 121
				".set	mips2\n\t"			\
				"sync\n\t"				\
				".set	mips0"				\
				: /* no output */			\
				: /* no input */			\
				: "memory")
122 123
#define wmb()	mb()
#define rmb()	mb()
124
#define CPUINFO_PROC	"cpu model"
125 126
#endif

127
#ifdef __arc__
128 129
#define mb()		asm volatile("" ::: "memory")
#define wmb()		asm volatile("" ::: "memory")
130 131 132 133
#define rmb()		asm volatile("" ::: "memory")
#define CPUINFO_PROC	"Processor"
#endif

134
#ifdef __metag__
135 136
#define mb()		asm volatile("" ::: "memory")
#define wmb()		asm volatile("" ::: "memory")
137 138 139 140
#define rmb()		asm volatile("" ::: "memory")
#define CPUINFO_PROC	"CPU"
#endif

141 142 143 144 145 146 147
#ifdef __xtensa__
#define mb()		asm volatile("memw" ::: "memory")
#define wmb()		asm volatile("memw" ::: "memory")
#define rmb()		asm volatile("" ::: "memory")
#define CPUINFO_PROC	"core ID"
#endif

148 149 150 151 152 153 154 155 156
#define barrier() asm volatile ("" ::: "memory")

#ifndef cpu_relax
#define cpu_relax() barrier()
#endif

#define ACCESS_ONCE(x) (*(volatile typeof(x) *)&(x))


157 158 159 160 161
#include <time.h>
#include <unistd.h>
#include <sys/types.h>
#include <sys/syscall.h>

162
#include <linux/perf_event.h>
163
#include "util/types.h"
164
#include <stdbool.h>
165

166
/*
167
 * prctl(PR_TASK_PERF_EVENTS_DISABLE) will (cheaply) disable all
168 169
 * counters in the current task.
 */
170 171
#define PR_TASK_PERF_EVENTS_DISABLE   31
#define PR_TASK_PERF_EVENTS_ENABLE    32
172

173 174 175
#ifndef NSEC_PER_SEC
# define NSEC_PER_SEC			1000000000ULL
#endif
176 177 178
#ifndef NSEC_PER_USEC
# define NSEC_PER_USEC			1000ULL
#endif
179 180 181 182 183 184 185 186

static inline unsigned long long rdclock(void)
{
	struct timespec ts;

	clock_gettime(CLOCK_MONOTONIC, &ts);
	return ts.tv_sec * 1000000000ULL + ts.tv_nsec;
}
187 188 189 190 191 192 193 194 195 196 197 198 199 200

/*
 * Pick up some kernel type conventions:
 */
#define __user
#define asmlinkage

#define unlikely(x)	__builtin_expect(!!(x), 0)
#define min(x, y) ({				\
	typeof(x) _min1 = (x);			\
	typeof(y) _min2 = (y);			\
	(void) (&_min1 == &_min2);		\
	_min1 < _min2 ? _min1 : _min2; })

201 202 203 204 205
extern bool test_attr__enabled;
void test_attr__init(void);
void test_attr__open(struct perf_event_attr *attr, pid_t pid, int cpu,
		     int fd, int group_fd, unsigned long flags);

206
static inline int
207
sys_perf_event_open(struct perf_event_attr *attr,
208 209 210
		      pid_t pid, int cpu, int group_fd,
		      unsigned long flags)
{
211 212 213 214 215 216 217 218 219
	int fd;

	fd = syscall(__NR_perf_event_open, attr, pid, cpu,
		     group_fd, flags);

	if (unlikely(test_attr__enabled))
		test_attr__open(attr, pid, cpu, fd, group_fd, flags);

	return fd;
220 221
}

222 223
#define MAX_COUNTERS			256
#define MAX_NR_CPUS			256
224

225 226 227
struct ip_callchain {
	u64 nr;
	u64 ips[0];
228 229
};

230 231 232
struct branch_flags {
	u64 mispred:1;
	u64 predicted:1;
233 234 235
	u64 in_tx:1;
	u64 abort:1;
	u64 reserved:60;
236 237 238 239 240 241 242 243 244 245 246 247 248
};

struct branch_entry {
	u64				from;
	u64				to;
	struct branch_flags flags;
};

struct branch_stack {
	u64				nr;
	struct branch_entry	entries[0];
};

249
extern const char *input_name;
250
extern bool perf_host, perf_guest;
251
extern const char perf_version_string[];
252

253 254
void pthread__unblock_sigwinch(void);

255
#include "util/target.h"
256

257 258 259
enum perf_call_graph_mode {
	CALLCHAIN_NONE,
	CALLCHAIN_FP,
260 261
	CALLCHAIN_DWARF,
	CALLCHAIN_MAX
262 263
};

264
struct record_opts {
265
	struct target target;
266
	int	     call_graph;
267
	bool         call_graph_enabled;
268
	bool	     group;
269
	bool	     inherit_stat;
270
	bool	     no_buffering;
271
	bool	     no_inherit;
272
	bool	     no_inherit_set;
273 274 275
	bool	     no_samples;
	bool	     raw_samples;
	bool	     sample_address;
276
	bool	     sample_weight;
277
	bool	     sample_time;
278
	bool	     period;
279
	unsigned int freq;
280
	unsigned int mmap_pages;
281
	unsigned int user_freq;
282
	u64          branch_stack;
283 284
	u64	     default_interval;
	u64	     user_interval;
285
	u16	     stack_dump_size;
286
	bool	     sample_transaction;
287
	unsigned     initial_delay;
288 289
};

290
#endif