perf.h 6.7 KB
Newer Older
1 2 3
#ifndef _PERF_PERF_H
#define _PERF_PERF_H

4 5
#include <asm/unistd.h>

V
Vince Weaver 已提交
6
#if defined(__i386__)
7 8
#define mb()		asm volatile("lock; addl $0,0(%%esp)" ::: "memory")
#define wmb()		asm volatile("lock; addl $0,0(%%esp)" ::: "memory")
V
Vince Weaver 已提交
9 10
#define rmb()		asm volatile("lock; addl $0,0(%%esp)" ::: "memory")
#define cpu_relax()	asm volatile("rep; nop" ::: "memory");
11
#define CPUINFO_PROC	"model name"
12 13 14
#ifndef __NR_perf_event_open
# define __NR_perf_event_open 336
#endif
V
Vince Weaver 已提交
15 16 17
#endif

#if defined(__x86_64__)
18 19
#define mb()		asm volatile("mfence" ::: "memory")
#define wmb()		asm volatile("sfence" ::: "memory")
20 21
#define rmb()		asm volatile("lfence" ::: "memory")
#define cpu_relax()	asm volatile("rep; nop" ::: "memory");
22
#define CPUINFO_PROC	"model name"
23 24 25
#ifndef __NR_perf_event_open
# define __NR_perf_event_open 298
#endif
26 27 28
#endif

#ifdef __powerpc__
29
#include "../../arch/powerpc/include/uapi/asm/unistd.h"
30 31
#define mb()		asm volatile ("sync" ::: "memory")
#define wmb()		asm volatile ("sync" ::: "memory")
32
#define rmb()		asm volatile ("sync" ::: "memory")
33
#define CPUINFO_PROC	"cpu"
34 35
#endif

36
#ifdef __s390__
37 38
#define mb()		asm volatile("bcr 15,0" ::: "memory")
#define wmb()		asm volatile("bcr 15,0" ::: "memory")
39 40 41
#define rmb()		asm volatile("bcr 15,0" ::: "memory")
#endif

42 43
#ifdef __sh__
#if defined(__SH4A__) || defined(__SH5__)
44 45
# define mb()		asm volatile("synco" ::: "memory")
# define wmb()		asm volatile("synco" ::: "memory")
46 47
# define rmb()		asm volatile("synco" ::: "memory")
#else
48 49
# define mb()		asm volatile("" ::: "memory")
# define wmb()		asm volatile("" ::: "memory")
50 51
# define rmb()		asm volatile("" ::: "memory")
#endif
52
#define CPUINFO_PROC	"cpu type"
53 54
#endif

55
#ifdef __hppa__
56 57
#define mb()		asm volatile("" ::: "memory")
#define wmb()		asm volatile("" ::: "memory")
58
#define rmb()		asm volatile("" ::: "memory")
59
#define CPUINFO_PROC	"cpu"
60 61
#endif

J
Jens Axboe 已提交
62
#ifdef __sparc__
63 64 65 66 67 68 69 70
#ifdef __LP64__
#define mb()		asm volatile("ba,pt %%xcc, 1f\n"	\
				     "membar #StoreLoad\n"	\
				     "1:\n":::"memory")
#else
#define mb()		asm volatile("":::"memory")
#endif
#define wmb()		asm volatile("":::"memory")
J
Jens Axboe 已提交
71
#define rmb()		asm volatile("":::"memory")
72
#define CPUINFO_PROC	"cpu"
J
Jens Axboe 已提交
73 74
#endif

75
#ifdef __alpha__
76 77
#define mb()		asm volatile("mb" ::: "memory")
#define wmb()		asm volatile("wmb" ::: "memory")
78
#define rmb()		asm volatile("mb" ::: "memory")
79
#define CPUINFO_PROC	"cpu model"
80 81
#endif

82
#ifdef __ia64__
83 84
#define mb()		asm volatile ("mf" ::: "memory")
#define wmb()		asm volatile ("mf" ::: "memory")
85 86
#define rmb()		asm volatile ("mf" ::: "memory")
#define cpu_relax()	asm volatile ("hint @pause" ::: "memory")
87
#define CPUINFO_PROC	"model name"
88 89
#endif

J
Jamie Iles 已提交
90 91 92 93 94
#ifdef __arm__
/*
 * Use the __kuser_memory_barrier helper in the CPU helper page. See
 * arch/arm/kernel/entry-armv.S in the kernel source for details.
 */
95 96
#define mb()		((void(*)(void))0xffff0fa0)()
#define wmb()		((void(*)(void))0xffff0fa0)()
97
#define rmb()		((void(*)(void))0xffff0fa0)()
98
#define CPUINFO_PROC	"Processor"
J
Jamie Iles 已提交
99 100
#endif

101
#ifdef __aarch64__
102
#define mb()		asm volatile("dmb ish" ::: "memory")
103 104
#define wmb()		asm volatile("dmb ishst" ::: "memory")
#define rmb()		asm volatile("dmb ishld" ::: "memory")
105 106 107
#define cpu_relax()	asm volatile("yield" ::: "memory")
#endif

108
#ifdef __mips__
109
#define mb()		asm volatile(					\
110 111 112 113 114 115
				".set	mips2\n\t"			\
				"sync\n\t"				\
				".set	mips0"				\
				: /* no output */			\
				: /* no input */			\
				: "memory")
116 117
#define wmb()	mb()
#define rmb()	mb()
118
#define CPUINFO_PROC	"cpu model"
119 120
#endif

121
#ifdef __arc__
122 123
#define mb()		asm volatile("" ::: "memory")
#define wmb()		asm volatile("" ::: "memory")
124 125 126 127
#define rmb()		asm volatile("" ::: "memory")
#define CPUINFO_PROC	"Processor"
#endif

128
#ifdef __metag__
129 130
#define mb()		asm volatile("" ::: "memory")
#define wmb()		asm volatile("" ::: "memory")
131 132 133 134
#define rmb()		asm volatile("" ::: "memory")
#define CPUINFO_PROC	"CPU"
#endif

135 136 137 138 139 140 141
#ifdef __xtensa__
#define mb()		asm volatile("memw" ::: "memory")
#define wmb()		asm volatile("memw" ::: "memory")
#define rmb()		asm volatile("" ::: "memory")
#define CPUINFO_PROC	"core ID"
#endif

142 143 144 145 146 147 148 149 150
#define barrier() asm volatile ("" ::: "memory")

#ifndef cpu_relax
#define cpu_relax() barrier()
#endif

#define ACCESS_ONCE(x) (*(volatile typeof(x) *)&(x))


151 152 153 154 155
#include <time.h>
#include <unistd.h>
#include <sys/types.h>
#include <sys/syscall.h>

156
#include <linux/perf_event.h>
157
#include "util/types.h"
158
#include <stdbool.h>
159

160
/*
161
 * prctl(PR_TASK_PERF_EVENTS_DISABLE) will (cheaply) disable all
162 163
 * counters in the current task.
 */
164 165
#define PR_TASK_PERF_EVENTS_DISABLE   31
#define PR_TASK_PERF_EVENTS_ENABLE    32
166

167 168 169
#ifndef NSEC_PER_SEC
# define NSEC_PER_SEC			1000000000ULL
#endif
170 171 172
#ifndef NSEC_PER_USEC
# define NSEC_PER_USEC			1000ULL
#endif
173 174 175 176 177 178 179 180

static inline unsigned long long rdclock(void)
{
	struct timespec ts;

	clock_gettime(CLOCK_MONOTONIC, &ts);
	return ts.tv_sec * 1000000000ULL + ts.tv_nsec;
}
181 182 183 184 185 186 187 188 189 190 191 192 193 194

/*
 * Pick up some kernel type conventions:
 */
#define __user
#define asmlinkage

#define unlikely(x)	__builtin_expect(!!(x), 0)
#define min(x, y) ({				\
	typeof(x) _min1 = (x);			\
	typeof(y) _min2 = (y);			\
	(void) (&_min1 == &_min2);		\
	_min1 < _min2 ? _min1 : _min2; })

195 196 197 198 199
extern bool test_attr__enabled;
void test_attr__init(void);
void test_attr__open(struct perf_event_attr *attr, pid_t pid, int cpu,
		     int fd, int group_fd, unsigned long flags);

200
static inline int
201
sys_perf_event_open(struct perf_event_attr *attr,
202 203 204
		      pid_t pid, int cpu, int group_fd,
		      unsigned long flags)
{
205 206 207 208 209 210 211 212 213
	int fd;

	fd = syscall(__NR_perf_event_open, attr, pid, cpu,
		     group_fd, flags);

	if (unlikely(test_attr__enabled))
		test_attr__open(attr, pid, cpu, fd, group_fd, flags);

	return fd;
214 215
}

216 217
#define MAX_COUNTERS			256
#define MAX_NR_CPUS			256
218

219 220 221
struct ip_callchain {
	u64 nr;
	u64 ips[0];
222 223
};

224 225 226
struct branch_flags {
	u64 mispred:1;
	u64 predicted:1;
227 228 229
	u64 in_tx:1;
	u64 abort:1;
	u64 reserved:60;
230 231 232 233 234 235 236 237 238 239 240 241 242
};

struct branch_entry {
	u64				from;
	u64				to;
	struct branch_flags flags;
};

struct branch_stack {
	u64				nr;
	struct branch_entry	entries[0];
};

243
extern const char *input_name;
244
extern bool perf_host, perf_guest;
245
extern const char perf_version_string[];
246

247 248
void pthread__unblock_sigwinch(void);

249
#include "util/target.h"
250

251 252 253 254 255 256
enum perf_call_graph_mode {
	CALLCHAIN_NONE,
	CALLCHAIN_FP,
	CALLCHAIN_DWARF
};

257
struct record_opts {
258
	struct target target;
259
	int	     call_graph;
260
	bool         call_graph_enabled;
261
	bool	     group;
262
	bool	     inherit_stat;
263
	bool	     no_buffering;
264
	bool	     no_inherit;
265
	bool	     no_inherit_set;
266 267 268
	bool	     no_samples;
	bool	     raw_samples;
	bool	     sample_address;
269
	bool	     sample_weight;
270
	bool	     sample_time;
271
	bool	     period;
272
	unsigned int freq;
273
	unsigned int mmap_pages;
274
	unsigned int user_freq;
275
	u64          branch_stack;
276 277
	u64	     default_interval;
	u64	     user_interval;
278
	u16	     stack_dump_size;
279
	bool	     sample_transaction;
280
	unsigned     initial_delay;
281 282
};

283
#endif