piix.c 14.3 KB
Newer Older
L
Linus Torvalds 已提交
1 2 3 4
/*
 *  Copyright (C) 1998-1999 Andrzej Krzysztofowicz, Author and Maintainer
 *  Copyright (C) 1998-2000 Andre Hedrick <andre@linux-ide.org>
 *  Copyright (C) 2003 Red Hat Inc <alan@redhat.com>
5
 *  Copyright (C) 2006-2007 MontaVista Software, Inc. <source@mvista.com>
L
Linus Torvalds 已提交
6 7 8
 *
 *  May be copied or modified under the terms of the GNU General Public License
 *
9
 * Documentation:
L
Linus Torvalds 已提交
10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59
 *
 *	Publically available from Intel web site. Errata documentation
 * is also publically available. As an aide to anyone hacking on this
 * driver the list of errata that are relevant is below.going back to
 * PIIX4. Older device documentation is now a bit tricky to find.
 *
 * Errata of note:
 *
 * Unfixable
 *	PIIX4    errata #9	- Only on ultra obscure hw
 *	ICH3	 errata #13     - Not observed to affect real hw
 *				  by Intel
 *
 * Things we must deal with
 *	PIIX4	errata #10	- BM IDE hang with non UDMA
 *				  (must stop/start dma to recover)
 *	440MX   errata #15	- As PIIX4 errata #10
 *	PIIX4	errata #15	- Must not read control registers
 * 				  during a PIO transfer
 *	440MX   errata #13	- As PIIX4 errata #15
 *	ICH2	errata #21	- DMA mode 0 doesn't work right
 *	ICH0/1  errata #55	- As ICH2 errata #21
 *	ICH2	spec c #9	- Extra operations needed to handle
 *				  drive hotswap [NOT YET SUPPORTED]
 *	ICH2    spec c #20	- IDE PRD must not cross a 64K boundary
 *				  and must be dword aligned
 *	ICH2    spec c #24	- UDMA mode 4,5 t85/86 should be 6ns not 3.3
 *
 * Should have been BIOS fixed:
 *	450NX:	errata #19	- DMA hangs on old 450NX
 *	450NX:  errata #20	- DMA hangs on old 450NX
 *	450NX:  errata #25	- Corruption with DMA on old 450NX
 *	ICH3    errata #15      - IDE deadlock under high load
 *				  (BIOS must set dev 31 fn 0 bit 23)
 *	ICH3	errata #18	- Don't use native mode
 */

#include <linux/types.h>
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/pci.h>
#include <linux/hdreg.h>
#include <linux/ide.h>
#include <linux/init.h>

#include <asm/io.h>

static int no_piix_dma;

/**
60 61 62
 *	piix_set_pio_mode	-	set host controller for PIO mode
 *	@drive: drive
 *	@pio: PIO mode number
L
Linus Torvalds 已提交
63
 *
64
 *	Set the interface PIO mode based upon the settings done by AMI BIOS.
L
Linus Torvalds 已提交
65
 */
66 67

static void piix_set_pio_mode(ide_drive_t *drive, const u8 pio)
L
Linus Torvalds 已提交
68 69
{
	ide_hwif_t *hwif	= HWIF(drive);
70
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
71
	int is_slave		= drive->dn & 1;
L
Linus Torvalds 已提交
72 73 74 75 76
	int master_port		= hwif->channel ? 0x42 : 0x40;
	int slave_port		= 0x44;
	unsigned long flags;
	u16 master_data;
	u8 slave_data;
A
Alan Cox 已提交
77
	static DEFINE_SPINLOCK(tune_lock);
78
	int control = 0;
A
Alan Cox 已提交
79

80
				     /* ISP  RTC */
81 82 83 84 85 86
	static const u8 timings[][2]= {
					{ 0, 0 },
					{ 0, 0 },
					{ 1, 0 },
					{ 2, 1 },
					{ 2, 3 }, };
L
Linus Torvalds 已提交
87

A
Alan Cox 已提交
88 89 90 91 92 93
	/*
	 * Master vs slave is synchronized above us but the slave register is
	 * shared by the two hwifs so the corner case of two slave timeouts in
	 * parallel must be locked.
	 */
	spin_lock_irqsave(&tune_lock, flags);
L
Linus Torvalds 已提交
94
	pci_read_config_word(dev, master_port, &master_data);
95

96
	if (pio > 1)
97 98 99
		control |= 1;	/* Programmable timing on */
	if (drive->media == ide_disk)
		control |= 4;	/* Prefetch, post write */
100
	if (pio > 2)
101
		control |= 2;	/* IORDY */
L
Linus Torvalds 已提交
102
	if (is_slave) {
103 104
		master_data |=  0x4000;
		master_data &= ~0x0070;
105
		if (pio > 1) {
106 107
			/* Set PPE, IE and TIME */
			master_data |= control << 4;
108
		}
L
Linus Torvalds 已提交
109
		pci_read_config_byte(dev, slave_port, &slave_data);
110 111 112
		slave_data &= hwif->channel ? 0x0f : 0xf0;
		slave_data |= ((timings[pio][0] << 2) | timings[pio][1]) <<
			       (hwif->channel ? 4 : 0);
L
Linus Torvalds 已提交
113
	} else {
114
		master_data &= ~0x3307;
115
		if (pio > 1) {
L
Linus Torvalds 已提交
116
			/* enable PPE, IE and TIME */
117
			master_data |= control;
118
		}
119
		master_data |= (timings[pio][0] << 12) | (timings[pio][1] << 8);
L
Linus Torvalds 已提交
120 121 122 123
	}
	pci_write_config_word(dev, master_port, master_data);
	if (is_slave)
		pci_write_config_byte(dev, slave_port, slave_data);
A
Alan Cox 已提交
124
	spin_unlock_irqrestore(&tune_lock, flags);
L
Linus Torvalds 已提交
125 126
}

127
/**
128 129 130
 *	piix_set_dma_mode	-	set host controller for DMA mode
 *	@drive: drive
 *	@speed: DMA mode
L
Linus Torvalds 已提交
131
 *
132 133
 *	Set a PIIX host controller to the desired DMA mode.  This involves
 *	programming the right timing data into the PCI configuration space.
L
Linus Torvalds 已提交
134
 */
135

136
static void piix_set_dma_mode(ide_drive_t *drive, const u8 speed)
L
Linus Torvalds 已提交
137 138
{
	ide_hwif_t *hwif	= HWIF(drive);
139
	struct pci_dev *dev	= to_pci_dev(hwif->dev);
L
Linus Torvalds 已提交
140 141 142 143 144 145 146 147
	u8 maslave		= hwif->channel ? 0x42 : 0x40;
	int a_speed		= 3 << (drive->dn * 4);
	int u_flag		= 1 << drive->dn;
	int v_flag		= 0x01 << drive->dn;
	int w_flag		= 0x10 << drive->dn;
	int u_speed		= 0;
	int			sitre;
	u16			reg4042, reg4a;
148
	u8			reg48, reg54, reg55;
L
Linus Torvalds 已提交
149 150 151 152 153 154 155 156 157

	pci_read_config_word(dev, maslave, &reg4042);
	sitre = (reg4042 & 0x4000) ? 1 : 0;
	pci_read_config_byte(dev, 0x48, &reg48);
	pci_read_config_word(dev, 0x4a, &reg4a);
	pci_read_config_byte(dev, 0x54, &reg54);
	pci_read_config_byte(dev, 0x55, &reg55);

	if (speed >= XFER_UDMA_0) {
158 159 160 161
		u8 udma = speed - XFER_UDMA_0;

		u_speed = min_t(u8, 2 - (udma & 1), udma) << (drive->dn * 4);

L
Linus Torvalds 已提交
162 163 164 165 166 167 168 169 170 171 172 173 174 175 176
		if (!(reg48 & u_flag))
			pci_write_config_byte(dev, 0x48, reg48 | u_flag);
		if (speed == XFER_UDMA_5) {
			pci_write_config_byte(dev, 0x55, (u8) reg55|w_flag);
		} else {
			pci_write_config_byte(dev, 0x55, (u8) reg55 & ~w_flag);
		}
		if ((reg4a & a_speed) != u_speed)
			pci_write_config_word(dev, 0x4a, (reg4a & ~a_speed) | u_speed);
		if (speed > XFER_UDMA_2) {
			if (!(reg54 & v_flag))
				pci_write_config_byte(dev, 0x54, reg54 | v_flag);
		} else
			pci_write_config_byte(dev, 0x54, reg54 & ~v_flag);
	} else {
177
		const u8 mwdma_to_pio[] = { 0, 3, 4 };
178
		u8 pio;
179

L
Linus Torvalds 已提交
180 181 182 183 184 185 186 187
		if (reg48 & u_flag)
			pci_write_config_byte(dev, 0x48, reg48 & ~u_flag);
		if (reg4a & a_speed)
			pci_write_config_word(dev, 0x4a, reg4a & ~a_speed);
		if (reg54 & v_flag)
			pci_write_config_byte(dev, 0x54, reg54 & ~v_flag);
		if (reg55 & w_flag)
			pci_write_config_byte(dev, 0x55, (u8) reg55 & ~w_flag);
188 189 190 191 192

		if (speed >= XFER_MW_DMA_0)
			pio = mwdma_to_pio[speed - XFER_MW_DMA_0];
		else
			pio = 2; /* only SWDMA2 is allowed */
L
Linus Torvalds 已提交
193

194 195
		piix_set_pio_mode(drive, pio);
	}
L
Linus Torvalds 已提交
196 197 198
}

/**
199
 *	init_chipset_ich	-	set up the ICH chipset
200 201 202
 *	@dev: PCI device to set up
 *	@name: Name of the device
 *
203 204
 *	Initialize the PCI device as required.  For the ICH this turns
 *	out to be nice and simple.
205 206
 */

207
static unsigned int __devinit init_chipset_ich(struct pci_dev *dev, const char *name)
208
{
209 210 211 212
	u32 extra = 0;

	pci_read_config_dword(dev, 0x54, &extra);
	pci_write_config_dword(dev, 0x54, extra | 0x400);
213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229

	return 0;
}

/**
 *	piix_dma_clear_irq	-	clear BMDMA status
 *	@drive: IDE drive to clear
 *
 *	Called from ide_intr() for PIO interrupts
 *	to clear BMDMA status as needed by ICHx
 */
static void piix_dma_clear_irq(ide_drive_t *drive)
{
	ide_hwif_t *hwif = HWIF(drive);
	u8 dma_stat;

	/* clear the INTR & ERROR bits */
230
	dma_stat = inb(hwif->dma_status);
231
	/* Should we force the bit as well ? */
232
	outb(dma_stat, hwif->dma_status);
233 234
}

235 236 237 238 239 240 241 242 243 244 245 246
struct ich_laptop {
	u16 device;
	u16 subvendor;
	u16 subdevice;
};

/*
 *	List of laptops that use short cables rather than 80 wire
 */

static const struct ich_laptop ich_laptop[] = {
	/* devid, subvendor, subdev */
247
	{ 0x27DF, 0x1025, 0x0102 },	/* ICH7 on Acer 5602aWLMi */
248 249 250
	{ 0x27DF, 0x0005, 0x0280 },	/* ICH7 on Acer 5602WLMi */
	{ 0x27DF, 0x1025, 0x0110 },	/* ICH7 on Acer 3682WLMi */
	{ 0x27DF, 0x1043, 0x1267 },	/* ICH7 on Asus W5F */
251
	{ 0x27DF, 0x103C, 0x30A1 },	/* ICH7 on HP Compaq nc2400 */
252
	{ 0x24CA, 0x1025, 0x0061 },	/* ICH4 on Acer Aspire 2023WLMi */
253
	{ 0x2653, 0x1043, 0x82D8 },	/* ICH6M on Asus Eee 701 */
254 255 256 257
	/* end marker */
	{ 0, }
};

258
static u8 __devinit piix_cable_detect(ide_hwif_t *hwif)
B
Bartlomiej Zolnierkiewicz 已提交
259
{
260
	struct pci_dev *pdev = to_pci_dev(hwif->dev);
261
	const struct ich_laptop *lap = &ich_laptop[0];
B
Bartlomiej Zolnierkiewicz 已提交
262 263
	u8 reg54h = 0, mask = hwif->channel ? 0xc0 : 0x30;

264 265 266 267 268 269 270 271 272 273 274
	/* check for specials */
	while (lap->device) {
		if (lap->device == pdev->device &&
		    lap->subvendor == pdev->subsystem_vendor &&
		    lap->subdevice == pdev->subsystem_device) {
			return ATA_CBL_PATA40_SHORT;
		}
		lap++;
	}

	pci_read_config_byte(pdev, 0x54, &reg54h);
B
Bartlomiej Zolnierkiewicz 已提交
275

276
	return (reg54h & mask) ? ATA_CBL_PATA80 : ATA_CBL_PATA40;
B
Bartlomiej Zolnierkiewicz 已提交
277 278
}

L
Linus Torvalds 已提交
279 280 281 282 283 284 285 286 287 288 289 290 291
/**
 *	init_hwif_piix		-	fill in the hwif for the PIIX
 *	@hwif: IDE interface
 *
 *	Set up the ide_hwif_t for the PIIX interface according to the
 *	capabilities of the hardware.
 */

static void __devinit init_hwif_piix(ide_hwif_t *hwif)
{
	if (!hwif->dma_base)
		return;

B
Bartlomiej Zolnierkiewicz 已提交
292 293
	if (no_piix_dma)
		hwif->ultra_mask = hwif->mwdma_mask = hwif->swdma_mask = 0;
L
Linus Torvalds 已提交
294 295
}

296 297 298 299 300 301 302 303 304
static void __devinit init_hwif_ich(ide_hwif_t *hwif)
{
	init_hwif_piix(hwif);

	/* ICHx need to clear the BMDMA status for all interrupts */
	if (hwif->dma_base)
		hwif->ide_dma_clear_irq = &piix_dma_clear_irq;
}

305 306 307 308 309 310
static const struct ide_port_ops piix_port_ops = {
	.set_pio_mode		= piix_set_pio_mode,
	.set_dma_mode		= piix_set_dma_mode,
	.cable_detect		= piix_cable_detect,
};

311
#ifndef CONFIG_IA64
312
 #define IDE_HFLAGS_PIIX IDE_HFLAG_LEGACY_IRQS
313
#else
314
 #define IDE_HFLAGS_PIIX 0
315 316
#endif

317
#define DECLARE_PIIX_DEV(name_str, udma) \
L
Linus Torvalds 已提交
318 319 320 321
	{						\
		.name		= name_str,		\
		.init_hwif	= init_hwif_piix,	\
		.enablebits	= {{0x41,0x80,0x80}, {0x43,0x80,0x80}}, \
322
		.port_ops	= &piix_port_ops,	\
323
		.host_flags	= IDE_HFLAGS_PIIX,	\
B
Bartlomiej Zolnierkiewicz 已提交
324
		.pio_mask	= ATA_PIO4,		\
325 326
		.swdma_mask	= ATA_SWDMA2_ONLY,	\
		.mwdma_mask	= ATA_MWDMA12_ONLY,	\
327
		.udma_mask	= udma,			\
L
Linus Torvalds 已提交
328 329
	}

330 331 332 333 334 335
#define DECLARE_ICH_DEV(name_str, udma) \
	{ \
		.name		= name_str, \
		.init_chipset	= init_chipset_ich, \
		.init_hwif	= init_hwif_ich, \
		.enablebits	= {{0x41,0x80,0x80}, {0x43,0x80,0x80}}, \
336
		.port_ops	= &piix_port_ops, \
337
		.host_flags	= IDE_HFLAGS_PIIX, \
338 339 340 341 342 343
		.pio_mask	= ATA_PIO4, \
		.swdma_mask	= ATA_SWDMA2_ONLY, \
		.mwdma_mask	= ATA_MWDMA12_ONLY, \
		.udma_mask	= udma, \
	}

344
static const struct ide_port_info piix_pci_info[] __devinitdata = {
345 346
	/*  0 */ DECLARE_PIIX_DEV("PIIXa",	0x00),	/* no udma */
	/*  1 */ DECLARE_PIIX_DEV("PIIXb",	0x00),	/* no udma */
L
Linus Torvalds 已提交
347

S
Sergei Shtylyov 已提交
348 349 350 351 352 353
	/*  2 */
	{	/*
		 * MPIIX actually has only a single IDE channel mapped to
		 * the primary or secondary ports depending on the value
		 * of the bit 14 of the IDETIM register at offset 0x6c
		 */
L
Linus Torvalds 已提交
354
		.name		= "MPIIX",
S
Sergei Shtylyov 已提交
355
		.enablebits	= {{0x6d,0xc0,0x80}, {0x6d,0xc0,0xc0}},
356
		.host_flags	= IDE_HFLAG_ISA_PORTS | IDE_HFLAG_NO_DMA |
357
				  IDE_HFLAGS_PIIX,
B
Bartlomiej Zolnierkiewicz 已提交
358
		.pio_mask	= ATA_PIO4,
359
		/* This is a painful system best to let it self tune for now */
L
Linus Torvalds 已提交
360 361
	},

362 363
	/*  3 */ DECLARE_PIIX_DEV("PIIX3",	0x00),	/* no udma */
	/*  4 */ DECLARE_PIIX_DEV("PIIX4",	ATA_UDMA2),
364
	/*  5 */ DECLARE_ICH_DEV("ICH0",	ATA_UDMA2),
365
	/*  6 */ DECLARE_PIIX_DEV("PIIX4",	ATA_UDMA2),
366
	/*  7 */ DECLARE_ICH_DEV("ICH",		ATA_UDMA4),
367 368
	/*  8 */ DECLARE_PIIX_DEV("PIIX4",	ATA_UDMA4),
	/*  9 */ DECLARE_PIIX_DEV("PIIX4",	ATA_UDMA2),
369 370 371 372 373 374 375 376 377 378 379 380 381 382 383
	/* 10 */ DECLARE_ICH_DEV("ICH2",	ATA_UDMA5),
	/* 11 */ DECLARE_ICH_DEV("ICH2M",	ATA_UDMA5),
	/* 12 */ DECLARE_ICH_DEV("ICH3M",	ATA_UDMA5),
	/* 13 */ DECLARE_ICH_DEV("ICH3",	ATA_UDMA5),
	/* 14 */ DECLARE_ICH_DEV("ICH4",	ATA_UDMA5),
	/* 15 */ DECLARE_ICH_DEV("ICH5",	ATA_UDMA5),
	/* 16 */ DECLARE_ICH_DEV("C-ICH",	ATA_UDMA5),
	/* 17 */ DECLARE_ICH_DEV("ICH4",	ATA_UDMA5),
	/* 18 */ DECLARE_ICH_DEV("ICH5-SATA",	ATA_UDMA5),
	/* 19 */ DECLARE_ICH_DEV("ICH5",	ATA_UDMA5),
	/* 20 */ DECLARE_ICH_DEV("ICH6",	ATA_UDMA5),
	/* 21 */ DECLARE_ICH_DEV("ICH7",	ATA_UDMA5),
	/* 22 */ DECLARE_ICH_DEV("ICH4",	ATA_UDMA5),
	/* 23 */ DECLARE_ICH_DEV("ESB2",	ATA_UDMA5),
	/* 24 */ DECLARE_ICH_DEV("ICH8M",	ATA_UDMA5),
L
Linus Torvalds 已提交
384 385 386 387 388 389 390 391 392 393 394 395 396
};

/**
 *	piix_init_one	-	called when a PIIX is found
 *	@dev: the piix device
 *	@id: the matching pci id
 *
 *	Called when the PCI registration layer (or the IDE initialization)
 *	finds a device matching our IDE device tables.
 */
 
static int __devinit piix_init_one(struct pci_dev *dev, const struct pci_device_id *id)
{
397
	return ide_setup_pci_device(dev, &piix_pci_info[id->driver_data]);
L
Linus Torvalds 已提交
398 399 400 401 402 403 404 405 406 407 408 409 410
}

/**
 *	piix_check_450nx	-	Check for problem 450NX setup
 *	
 *	Check for the present of 450NX errata #19 and errata #25. If
 *	they are found, disable use of DMA IDE
 */

static void __devinit piix_check_450nx(void)
{
	struct pci_dev *pdev = NULL;
	u16 cfg;
411
	while((pdev=pci_get_device(PCI_VENDOR_ID_INTEL, PCI_DEVICE_ID_INTEL_82454NX, pdev))!=NULL)
L
Linus Torvalds 已提交
412 413 414 415 416
	{
		/* Look for 450NX PXB. Check for problem configurations
		   A PCI quirk checks bit 6 already */
		pci_read_config_word(pdev, 0x41, &cfg);
		/* Only on the original revision: IDE DMA can hang */
417
		if (pdev->revision == 0x00)
L
Linus Torvalds 已提交
418 419
			no_piix_dma = 1;
		/* On all revisions below 5 PXB bus lock must be disabled for IDE */
420
		else if (cfg & (1<<14) && pdev->revision < 5)
L
Linus Torvalds 已提交
421 422 423 424 425 426 427 428
			no_piix_dma = 2;
	}
	if(no_piix_dma)
		printk(KERN_WARNING "piix: 450NX errata present, disabling IDE DMA.\n");
	if(no_piix_dma == 2)
		printk(KERN_WARNING "piix: A BIOS update may resolve this.\n");
}		

429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447
static const struct pci_device_id piix_pci_tbl[] = {
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82371FB_0),   0 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82371FB_1),   1 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82371MX),     2 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82371SB_1),   3 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82371AB),     4 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801AB_1),   5 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82443MX_1),   6 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801AA_1),   7 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82372FB_1),   8 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82451NX),     9 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801BA_9),  10 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801BA_8),  11 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801CA_10), 12 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801CA_11), 13 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801DB_11), 14 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801EB_11), 15 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801E_11),  16 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801DB_10), 17 },
L
Linus Torvalds 已提交
448
#ifdef CONFIG_BLK_DEV_IDE_SATA
449
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801EB_1),  18 },
L
Linus Torvalds 已提交
450
#endif
451 452 453 454 455 456
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_ESB_2),      19 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_ICH6_19),    20 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_ICH7_21),    21 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_82801DB_1),  22 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_ESB2_18),    23 },
	{ PCI_VDEVICE(INTEL, PCI_DEVICE_ID_INTEL_ICH8_6),     24 },
L
Linus Torvalds 已提交
457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477
	{ 0, },
};
MODULE_DEVICE_TABLE(pci, piix_pci_tbl);

static struct pci_driver driver = {
	.name		= "PIIX_IDE",
	.id_table	= piix_pci_tbl,
	.probe		= piix_init_one,
};

static int __init piix_ide_init(void)
{
	piix_check_450nx();
	return ide_pci_register_driver(&driver);
}

module_init(piix_ide_init);

MODULE_AUTHOR("Andre Hedrick, Andrzej Krzysztofowicz");
MODULE_DESCRIPTION("PCI driver module for Intel PIIX IDE");
MODULE_LICENSE("GPL");