bcm2835.dtsi 2.4 KB
Newer Older
1 2 3 4 5
/include/ "skeleton.dtsi"

/ {
	compatible = "brcm,bcm2835";
	model = "BCM2835";
6
	interrupt-parent = <&intc>;
7 8

	chosen {
9
		bootargs = "earlyprintk console=ttyAMA0";
10 11 12 13 14 15 16
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x7e000000 0x20000000 0x02000000>;
17

S
Simon Arlott 已提交
18 19 20 21 22 23 24
		timer {
			compatible = "brcm,bcm2835-system-timer";
			reg = <0x7e003000 0x1000>;
			interrupts = <1 0>, <1 1>, <1 2>, <1 3>;
			clock-frequency = <1000000>;
		};

25 26 27 28 29 30
		intc: interrupt-controller {
			compatible = "brcm,bcm2835-armctrl-ic";
			reg = <0x7e00b200 0x200>;
			interrupt-controller;
			#interrupt-cells = <2>;
		};
31

32 33 34 35 36
		watchdog {
			compatible = "brcm,bcm2835-pm-wdt";
			reg = <0x7e100000 0x28>;
		};

37 38 39 40 41 42
		uart@20201000 {
			compatible = "brcm,bcm2835-pl011", "arm,pl011", "arm,primecell";
			reg = <0x7e201000 0x1000>;
			interrupts = <2 25>;
			clock-frequency = <3000000>;
		};
S
Stephen Warren 已提交
43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

		gpio: gpio {
			compatible = "brcm,bcm2835-gpio";
			reg = <0x7e200000 0xb4>;
			/*
			 * The GPIO IP block is designed for 3 banks of GPIOs.
			 * Each bank has a GPIO interrupt for itself.
			 * There is an overall "any bank" interrupt.
			 * In order, these are GIC interrupts 17, 18, 19, 20.
			 * Since the BCM2835 only has 2 banks, the 2nd bank
			 * interrupt output appears to be mirrored onto the
			 * 3rd bank's interrupt signal.
			 * So, a bank0 interrupt shows up on 17, 20, and
			 * a bank1 interrupt shows up on 18, 19, 20!
			 */
			interrupts = <2 17>, <2 18>, <2 19>, <2 20>;

			gpio-controller;
			#gpio-cells = <2>;

			interrupt-controller;
			#interrupt-cells = <2>;
		};
66

67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82
		i2c0: i2c@20205000 {
			compatible = "brcm,bcm2835-i2c";
			reg = <0x7e205000 0x1000>;
			interrupts = <2 21>;
			clocks = <&clk_i2c>;
			status = "disabled";
		};

		i2c1: i2c@20804000 {
			compatible = "brcm,bcm2835-i2c";
			reg = <0x7e804000 0x1000>;
			interrupts = <2 21>;
			clocks = <&clk_i2c>;
			status = "disabled";
		};

83 84 85 86 87 88 89 90 91
		sdhci: sdhci {
			compatible = "brcm,bcm2835-sdhci";
			reg = <0x7e300000 0x100>;
			interrupts = <2 30>;
			clocks = <&clk_mmc>;
			status = "disabled";
		};
	};

92 93 94 95
	clocks {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
96

97 98 99 100 101 102 103 104 105 106 107
		clk_mmc: mmc {
			compatible = "fixed-clock";
			reg = <0>;
			#clock-cells = <0>;
			clock-frequency = <100000000>;
		};

		clk_i2c: i2c {
			compatible = "fixed-clock";
			reg = <1>;
			#clock-cells = <0>;
108
			clock-frequency = <250000000>;
109
		};
110 111
	};
};