i2c-designware-pcidrv.c 8.5 KB
Newer Older
1
// SPDX-License-Identifier: GPL-2.0-or-later
2 3 4 5 6 7 8 9
/*
 * Synopsys DesignWare I2C adapter driver (master only).
 *
 * Based on the TI DAVINCI I2C adapter driver.
 *
 * Copyright (C) 2006 Texas Instruments.
 * Copyright (C) 2007 MontaVista Software Inc.
 * Copyright (C) 2009 Provigent Ltd.
10
 * Copyright (C) 2011, 2015, 2016 Intel Corporation.
11
 */
12
#include <linux/acpi.h>
13 14
#include <linux/delay.h>
#include <linux/err.h>
15 16
#include <linux/errno.h>
#include <linux/i2c.h>
17 18
#include <linux/interrupt.h>
#include <linux/io.h>
19 20
#include <linux/kernel.h>
#include <linux/module.h>
21
#include <linux/pci.h>
22
#include <linux/pm_runtime.h>
23 24 25
#include <linux/sched.h>
#include <linux/slab.h>

26 27 28 29 30
#include "i2c-designware-core.h"

#define DRIVER_NAME "i2c-designware-pci"

enum dw_pci_ctl_id_t {
31
	medfield,
32
	merrifield,
33
	baytrail,
34
	cherrytrail,
35
	haswell,
36 37
};

38 39 40 41 42 43 44 45
struct dw_scl_sda_cfg {
	u32 ss_hcnt;
	u32 fs_hcnt;
	u32 ss_lcnt;
	u32 fs_lcnt;
	u32 sda_hold;
};

46 47 48 49 50 51
struct dw_pci_controller {
	u32 bus_num;
	u32 bus_cfg;
	u32 tx_fifo_depth;
	u32 rx_fifo_depth;
	u32 clk_khz;
52
	u32 functionality;
53
	u32 flags;
54
	struct dw_scl_sda_cfg *scl_sda_cfg;
55
	int (*setup)(struct pci_dev *pdev, struct dw_pci_controller *c);
56 57 58 59 60 61
};

#define INTEL_MID_STD_CFG  (DW_IC_CON_MASTER |			\
				DW_IC_CON_SLAVE_DISABLE |	\
				DW_IC_CON_RESTART_EN)

62 63 64 65 66 67 68 69
/* Merrifield HCNT/LCNT/SDA hold time */
static struct dw_scl_sda_cfg mrfld_config = {
	.ss_hcnt = 0x2f8,
	.fs_hcnt = 0x87,
	.ss_lcnt = 0x37b,
	.fs_lcnt = 0x10a,
};

70 71 72 73 74 75 76 77 78
/* BayTrail HCNT/LCNT/SDA hold time */
static struct dw_scl_sda_cfg byt_config = {
	.ss_hcnt = 0x200,
	.fs_hcnt = 0x55,
	.ss_lcnt = 0x200,
	.fs_lcnt = 0x99,
	.sda_hold = 0x6,
};

79 80 81 82 83 84 85 86 87
/* Haswell HCNT/LCNT/SDA hold time */
static struct dw_scl_sda_cfg hsw_config = {
	.ss_hcnt = 0x01b0,
	.fs_hcnt = 0x48,
	.ss_lcnt = 0x01fb,
	.fs_lcnt = 0xa0,
	.sda_hold = 0x9,
};

88 89 90 91 92 93
static int mfld_setup(struct pci_dev *pdev, struct dw_pci_controller *c)
{
	switch (pdev->device) {
	case 0x0817:
		c->bus_cfg &= ~DW_IC_CON_SPEED_MASK;
		c->bus_cfg |= DW_IC_CON_SPEED_STD;
94
		/* fall through */
95 96 97 98 99 100 101 102 103 104 105 106 107
	case 0x0818:
	case 0x0819:
		c->bus_num = pdev->device - 0x817 + 3;
		return 0;
	case 0x082C:
	case 0x082D:
	case 0x082E:
		c->bus_num = pdev->device - 0x82C + 0;
		return 0;
	}
	return -ENODEV;
}

108 109 110
static int mrfld_setup(struct pci_dev *pdev, struct dw_pci_controller *c)
{
	/*
111 112 113 114
	 * On Intel Merrifield the user visible i2c busses are enumerated
	 * [1..7]. So, we add 1 to shift the default range. Besides that the
	 * first PCI slot provides 4 functions, that's why we have to add 0 to
	 * the first slot and 4 to the next one.
115 116 117 118 119 120 121 122 123 124 125 126
	 */
	switch (PCI_SLOT(pdev->devfn)) {
	case 8:
		c->bus_num = PCI_FUNC(pdev->devfn) + 0 + 1;
		return 0;
	case 9:
		c->bus_num = PCI_FUNC(pdev->devfn) + 4 + 1;
		return 0;
	}
	return -ENODEV;
}

127
static struct dw_pci_controller dw_pci_controllers[] = {
128 129
	[medfield] = {
		.bus_num = -1,
130 131 132
		.bus_cfg   = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
		.tx_fifo_depth = 32,
		.rx_fifo_depth = 32,
133
		.functionality = I2C_FUNC_10BIT_ADDR,
134
		.clk_khz      = 25000,
135
		.setup = mfld_setup,
136
	},
137 138 139 140 141
	[merrifield] = {
		.bus_num = -1,
		.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
		.tx_fifo_depth = 64,
		.rx_fifo_depth = 64,
142
		.functionality = I2C_FUNC_10BIT_ADDR,
143 144 145
		.scl_sda_cfg = &mrfld_config,
		.setup = mrfld_setup,
	},
146 147 148 149 150
	[baytrail] = {
		.bus_num = -1,
		.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
		.tx_fifo_depth = 32,
		.rx_fifo_depth = 32,
151
		.functionality = I2C_FUNC_10BIT_ADDR,
152
		.scl_sda_cfg = &byt_config,
153
	},
154 155 156 157 158 159 160 161
	[haswell] = {
		.bus_num = -1,
		.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
		.tx_fifo_depth = 32,
		.rx_fifo_depth = 32,
		.functionality = I2C_FUNC_10BIT_ADDR,
		.scl_sda_cfg = &hsw_config,
	},
162 163 164 165 166 167 168 169 170
	[cherrytrail] = {
		.bus_num = -1,
		.bus_cfg = INTEL_MID_STD_CFG | DW_IC_CON_SPEED_FAST,
		.tx_fifo_depth = 32,
		.rx_fifo_depth = 32,
		.functionality = I2C_FUNC_10BIT_ADDR,
		.flags = MODEL_CHERRYTRAIL,
		.scl_sda_cfg = &byt_config,
	},
171
};
A
Alan Cox 已提交
172

173
#ifdef CONFIG_PM
174
static int i2c_dw_pci_suspend(struct device *dev)
175
{
176
	struct dw_i2c_dev *i_dev = dev_get_drvdata(dev);
177

178
	i_dev->suspended = true;
179
	i_dev->disable(i_dev);
180 181 182 183

	return 0;
}

184
static int i2c_dw_pci_resume(struct device *dev)
185
{
186
	struct dw_i2c_dev *i_dev = dev_get_drvdata(dev);
187
	int ret;
188

189 190 191 192
	ret = i_dev->init(i_dev);
	i_dev->suspended = false;

	return ret;
193
}
194
#endif
195

196 197
static UNIVERSAL_DEV_PM_OPS(i2c_dw_pm_ops, i2c_dw_pci_suspend,
			    i2c_dw_pci_resume, NULL);
198

199 200 201 202 203
static u32 i2c_dw_get_clk_rate_khz(struct dw_i2c_dev *dev)
{
	return dev->controller->clk_khz;
}

204
static int i2c_dw_pci_probe(struct pci_dev *pdev,
205
			    const struct pci_device_id *id)
206 207 208 209
{
	struct dw_i2c_dev *dev;
	struct i2c_adapter *adap;
	int r;
210
	struct dw_pci_controller *controller;
211
	struct dw_scl_sda_cfg *cfg;
212 213

	if (id->driver_data >= ARRAY_SIZE(dw_pci_controllers)) {
214
		dev_err(&pdev->dev, "%s: invalid driver data %ld\n", __func__,
215 216 217 218 219 220
			id->driver_data);
		return -EINVAL;
	}

	controller = &dw_pci_controllers[id->driver_data];

221
	r = pcim_enable_device(pdev);
222 223 224
	if (r) {
		dev_err(&pdev->dev, "Failed to enable I2C PCI device (%d)\n",
			r);
225
		return r;
226 227
	}

228 229
	pci_set_master(pdev);

230
	r = pcim_iomap_regions(pdev, 1 << 0, pci_name(pdev));
231 232
	if (r) {
		dev_err(&pdev->dev, "I/O memory remapping failed\n");
233
		return r;
234 235
	}

236 237 238
	dev = devm_kzalloc(&pdev->dev, sizeof(struct dw_i2c_dev), GFP_KERNEL);
	if (!dev)
		return -ENOMEM;
239

240 241 242 243
	r = pci_alloc_irq_vectors(pdev, 1, 1, PCI_IRQ_ALL_TYPES);
	if (r < 0)
		return r;

244 245 246
	dev->clk = NULL;
	dev->controller = controller;
	dev->get_clk_rate_khz = i2c_dw_get_clk_rate_khz;
247 248
	dev->base = pcim_iomap_table(pdev)[0];
	dev->dev = &pdev->dev;
249
	dev->irq = pci_irq_vector(pdev, 0);
250
	dev->flags |= controller->flags;
251 252 253

	if (controller->setup) {
		r = controller->setup(pdev, controller);
254 255
		if (r) {
			pci_free_irq_vectors(pdev);
256
			return r;
257
		}
258 259
	}

260
	dev->functionality = controller->functionality |
261
				DW_IC_DEFAULT_FUNCTIONALITY;
262

263
	dev->master_cfg = controller->bus_cfg;
264 265 266 267 268 269 270 271
	if (controller->scl_sda_cfg) {
		cfg = controller->scl_sda_cfg;
		dev->ss_hcnt = cfg->ss_hcnt;
		dev->fs_hcnt = cfg->fs_hcnt;
		dev->ss_lcnt = cfg->ss_lcnt;
		dev->fs_lcnt = cfg->fs_lcnt;
		dev->sda_hold_time = cfg->sda_hold;
	}
272 273 274 275 276 277 278 279 280

	pci_set_drvdata(pdev, dev);

	dev->tx_fifo_depth = controller->tx_fifo_depth;
	dev->rx_fifo_depth = controller->rx_fifo_depth;

	adap = &dev->adapter;
	adap->owner = THIS_MODULE;
	adap->class = 0;
281
	ACPI_COMPANION_SET(&adap->dev, ACPI_COMPANION(&pdev->dev));
282
	adap->nr = controller->bus_num;
283

284
	r = i2c_dw_probe(dev);
285 286
	if (r) {
		pci_free_irq_vectors(pdev);
287
		return r;
288
	}
289

290 291
	pm_runtime_set_autosuspend_delay(&pdev->dev, 1000);
	pm_runtime_use_autosuspend(&pdev->dev);
292
	pm_runtime_put_autosuspend(&pdev->dev);
293 294
	pm_runtime_allow(&pdev->dev);

295 296 297
	return 0;
}

298
static void i2c_dw_pci_remove(struct pci_dev *pdev)
299 300 301
{
	struct dw_i2c_dev *dev = pci_get_drvdata(pdev);

302
	dev->disable(dev);
303 304 305
	pm_runtime_forbid(&pdev->dev);
	pm_runtime_get_noresume(&pdev->dev);

306
	i2c_del_adapter(&dev->adapter);
307
	pci_free_irq_vectors(pdev);
308 309 310 311 312
}

/* work with hotplug and coldplug */
MODULE_ALIAS("i2c_designware-pci");

313
static const struct pci_device_id i2_designware_pci_ids[] = {
314
	/* Medfield */
315 316 317 318 319 320
	{ PCI_VDEVICE(INTEL, 0x0817), medfield },
	{ PCI_VDEVICE(INTEL, 0x0818), medfield },
	{ PCI_VDEVICE(INTEL, 0x0819), medfield },
	{ PCI_VDEVICE(INTEL, 0x082C), medfield },
	{ PCI_VDEVICE(INTEL, 0x082D), medfield },
	{ PCI_VDEVICE(INTEL, 0x082E), medfield },
321 322 323
	/* Merrifield */
	{ PCI_VDEVICE(INTEL, 0x1195), merrifield },
	{ PCI_VDEVICE(INTEL, 0x1196), merrifield },
324 325 326 327 328 329 330 331
	/* Baytrail */
	{ PCI_VDEVICE(INTEL, 0x0F41), baytrail },
	{ PCI_VDEVICE(INTEL, 0x0F42), baytrail },
	{ PCI_VDEVICE(INTEL, 0x0F43), baytrail },
	{ PCI_VDEVICE(INTEL, 0x0F44), baytrail },
	{ PCI_VDEVICE(INTEL, 0x0F45), baytrail },
	{ PCI_VDEVICE(INTEL, 0x0F46), baytrail },
	{ PCI_VDEVICE(INTEL, 0x0F47), baytrail },
332 333 334
	/* Haswell */
	{ PCI_VDEVICE(INTEL, 0x9c61), haswell },
	{ PCI_VDEVICE(INTEL, 0x9c62), haswell },
A
Alan Cox 已提交
335
	/* Braswell / Cherrytrail */
336 337 338 339 340 341 342
	{ PCI_VDEVICE(INTEL, 0x22C1), cherrytrail },
	{ PCI_VDEVICE(INTEL, 0x22C2), cherrytrail },
	{ PCI_VDEVICE(INTEL, 0x22C3), cherrytrail },
	{ PCI_VDEVICE(INTEL, 0x22C4), cherrytrail },
	{ PCI_VDEVICE(INTEL, 0x22C5), cherrytrail },
	{ PCI_VDEVICE(INTEL, 0x22C6), cherrytrail },
	{ PCI_VDEVICE(INTEL, 0x22C7), cherrytrail },
343 344 345 346 347 348 349 350
	{ 0,}
};
MODULE_DEVICE_TABLE(pci, i2_designware_pci_ids);

static struct pci_driver dw_i2c_driver = {
	.name		= DRIVER_NAME,
	.id_table	= i2_designware_pci_ids,
	.probe		= i2c_dw_pci_probe,
351
	.remove		= i2c_dw_pci_remove,
352 353 354
	.driver         = {
		.pm     = &i2c_dw_pm_ops,
	},
355 356
};

A
Axel Lin 已提交
357
module_pci_driver(dw_i2c_driver);
358 359 360 361

MODULE_AUTHOR("Baruch Siach <baruch@tkos.co.il>");
MODULE_DESCRIPTION("Synopsys DesignWare PCI I2C bus adapter");
MODULE_LICENSE("GPL");