vgpu.c 16.3 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34
/*
 * Copyright(c) 2011-2016 Intel Corporation. All rights reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 * SOFTWARE.
 *
 * Authors:
 *    Eddie Dong <eddie.dong@intel.com>
 *    Kevin Tian <kevin.tian@intel.com>
 *
 * Contributors:
 *    Ping Gao <ping.a.gao@intel.com>
 *    Zhi Wang <zhi.a.wang@intel.com>
 *    Bing Niu <bing.niu@intel.com>
 *
 */

#include "i915_drv.h"
35 36
#include "gvt.h"
#include "i915_pvinfo.h"
37

38
void populate_pvinfo_page(struct intel_vgpu *vgpu)
39 40
{
	/* setup the ballooning information */
41 42 43 44 45
	vgpu_vreg64_t(vgpu, vgtif_reg(magic)) = VGT_MAGIC;
	vgpu_vreg_t(vgpu, vgtif_reg(version_major)) = 1;
	vgpu_vreg_t(vgpu, vgtif_reg(version_minor)) = 0;
	vgpu_vreg_t(vgpu, vgtif_reg(display_ready)) = 0;
	vgpu_vreg_t(vgpu, vgtif_reg(vgt_id)) = vgpu->id;
46

47 48
	vgpu_vreg_t(vgpu, vgtif_reg(vgt_caps)) = VGT_CAPS_FULL_48BIT_PPGTT;
	vgpu_vreg_t(vgpu, vgtif_reg(vgt_caps)) |= VGT_CAPS_HWSP_EMULATION;
49
	vgpu_vreg_t(vgpu, vgtif_reg(vgt_caps)) |= VGT_CAPS_HUGE_GTT;
50

51
	vgpu_vreg_t(vgpu, vgtif_reg(avail_rs.mappable_gmadr.base)) =
52
		vgpu_aperture_gmadr_base(vgpu);
53
	vgpu_vreg_t(vgpu, vgtif_reg(avail_rs.mappable_gmadr.size)) =
54
		vgpu_aperture_sz(vgpu);
55
	vgpu_vreg_t(vgpu, vgtif_reg(avail_rs.nonmappable_gmadr.base)) =
56
		vgpu_hidden_gmadr_base(vgpu);
57
	vgpu_vreg_t(vgpu, vgtif_reg(avail_rs.nonmappable_gmadr.size)) =
58 59
		vgpu_hidden_sz(vgpu);

60
	vgpu_vreg_t(vgpu, vgtif_reg(avail_rs.fence_num)) = vgpu_fence_sz(vgpu);
61

62 63 64
	vgpu_vreg_t(vgpu, vgtif_reg(cursor_x_hot)) = UINT_MAX;
	vgpu_vreg_t(vgpu, vgtif_reg(cursor_y_hot)) = UINT_MAX;

65 66 67 68 69 70 71 72 73 74
	gvt_dbg_core("Populate PVINFO PAGE for vGPU %d\n", vgpu->id);
	gvt_dbg_core("aperture base [GMADR] 0x%llx size 0x%llx\n",
		vgpu_aperture_gmadr_base(vgpu), vgpu_aperture_sz(vgpu));
	gvt_dbg_core("hidden base [GMADR] 0x%llx size=0x%llx\n",
		vgpu_hidden_gmadr_base(vgpu), vgpu_hidden_sz(vgpu));
	gvt_dbg_core("fence size %d\n", vgpu_fence_sz(vgpu));

	WARN_ON(sizeof(struct vgt_if) != VGT_PVINFO_SIZE);
}

75 76 77 78
#define VGPU_MAX_WEIGHT 16
#define VGPU_WEIGHT(vgpu_num)	\
	(VGPU_MAX_WEIGHT / (vgpu_num))

79 80 81 82
static struct {
	unsigned int low_mm;
	unsigned int high_mm;
	unsigned int fence;
83 84 85 86 87 88

	/* A vGPU with a weight of 8 will get twice as much GPU as a vGPU
	 * with a weight of 4 on a contended host, different vGPU type has
	 * different weight set. Legal weights range from 1 to 16.
	 */
	unsigned int weight;
89
	enum intel_vgpu_edid edid;
90 91 92
	char *name;
} vgpu_types[] = {
/* Fixed vGPU type table */
93 94 95 96
	{ MB_TO_BYTES(64), MB_TO_BYTES(384), 4, VGPU_WEIGHT(8), GVT_EDID_1024_768, "8" },
	{ MB_TO_BYTES(128), MB_TO_BYTES(512), 4, VGPU_WEIGHT(4), GVT_EDID_1920_1200, "4" },
	{ MB_TO_BYTES(256), MB_TO_BYTES(1024), 4, VGPU_WEIGHT(2), GVT_EDID_1920_1200, "2" },
	{ MB_TO_BYTES(512), MB_TO_BYTES(2048), 4, VGPU_WEIGHT(1), GVT_EDID_1920_1200, "1" },
97 98
};

99 100 101 102 103 104 105 106 107 108
/**
 * intel_gvt_init_vgpu_types - initialize vGPU type list
 * @gvt : GVT device
 *
 * Initialize vGPU type list based on available resource.
 *
 */
int intel_gvt_init_vgpu_types(struct intel_gvt *gvt)
{
	unsigned int num_types;
109
	unsigned int i, low_avail, high_avail;
110 111 112
	unsigned int min_low;

	/* vGPU type name is defined as GVTg_Vx_y which contains
113 114
	 * physical GPU generation type (e.g V4 as BDW server, V5 as
	 * SKL server).
115 116 117 118 119 120 121 122 123
	 *
	 * Depend on physical SKU resource, might see vGPU types like
	 * GVTg_V4_8, GVTg_V4_4, GVTg_V4_2, etc. We can create
	 * different types of vGPU on same physical GPU depending on
	 * available resource. Each vGPU type will have "avail_instance"
	 * to indicate how many vGPU instance can be created for this
	 * type.
	 *
	 */
124 125
	low_avail = gvt_aperture_sz(gvt) - HOST_LOW_GM_SIZE;
	high_avail = gvt_hidden_sz(gvt) - HOST_HIGH_GM_SIZE;
126
	num_types = sizeof(vgpu_types) / sizeof(vgpu_types[0]);
127

K
Kees Cook 已提交
128
	gvt->types = kcalloc(num_types, sizeof(struct intel_vgpu_type),
129 130 131 132 133 134
			     GFP_KERNEL);
	if (!gvt->types)
		return -ENOMEM;

	min_low = MB_TO_BYTES(32);
	for (i = 0; i < num_types; ++i) {
135
		if (low_avail / vgpu_types[i].low_mm == 0)
136
			break;
137 138 139 140

		gvt->types[i].low_gm_size = vgpu_types[i].low_mm;
		gvt->types[i].high_gm_size = vgpu_types[i].high_mm;
		gvt->types[i].fence = vgpu_types[i].fence;
141 142 143 144 145 146

		if (vgpu_types[i].weight < 1 ||
					vgpu_types[i].weight > VGPU_MAX_WEIGHT)
			return -EINVAL;

		gvt->types[i].weight = vgpu_types[i].weight;
147
		gvt->types[i].resolution = vgpu_types[i].edid;
148 149
		gvt->types[i].avail_instance = min(low_avail / vgpu_types[i].low_mm,
						   high_avail / vgpu_types[i].high_mm);
150 151

		if (IS_GEN8(gvt->dev_priv))
152 153
			sprintf(gvt->types[i].name, "GVTg_V4_%s",
						vgpu_types[i].name);
154
		else if (IS_GEN9(gvt->dev_priv))
155 156
			sprintf(gvt->types[i].name, "GVTg_V5_%s",
						vgpu_types[i].name);
157

158
		gvt_dbg_core("type[%d]: %s avail %u low %u high %u fence %u weight %u res %s\n",
159
			     i, gvt->types[i].name,
160 161
			     gvt->types[i].avail_instance,
			     gvt->types[i].low_gm_size,
162
			     gvt->types[i].high_gm_size, gvt->types[i].fence,
163
			     gvt->types[i].weight,
164
			     vgpu_edid_str(gvt->types[i].resolution));
165 166 167 168 169 170 171 172 173 174 175 176 177 178 179
	}

	gvt->num_types = i;
	return 0;
}

void intel_gvt_clean_vgpu_types(struct intel_gvt *gvt)
{
	kfree(gvt->types);
}

static void intel_gvt_update_vgpu_types(struct intel_gvt *gvt)
{
	int i;
	unsigned int low_gm_avail, high_gm_avail, fence_avail;
180
	unsigned int low_gm_min, high_gm_min, fence_min;
181 182 183 184

	/* Need to depend on maxium hw resource size but keep on
	 * static config for now.
	 */
185
	low_gm_avail = gvt_aperture_sz(gvt) - HOST_LOW_GM_SIZE -
186
		gvt->gm.vgpu_allocated_low_gm_size;
187
	high_gm_avail = gvt_hidden_sz(gvt) - HOST_HIGH_GM_SIZE -
188 189 190 191 192 193 194 195
		gvt->gm.vgpu_allocated_high_gm_size;
	fence_avail = gvt_fence_sz(gvt) - HOST_FENCE -
		gvt->fence.vgpu_allocated_fence_num;

	for (i = 0; i < gvt->num_types; i++) {
		low_gm_min = low_gm_avail / gvt->types[i].low_gm_size;
		high_gm_min = high_gm_avail / gvt->types[i].high_gm_size;
		fence_min = fence_avail / gvt->types[i].fence;
196 197
		gvt->types[i].avail_instance = min(min(low_gm_min, high_gm_min),
						   fence_min);
198

199 200
		gvt_dbg_core("update type[%d]: %s avail %u low %u high %u fence %u\n",
		       i, gvt->types[i].name,
201 202 203 204 205
		       gvt->types[i].avail_instance, gvt->types[i].low_gm_size,
		       gvt->types[i].high_gm_size, gvt->types[i].fence);
	}
}

206
/**
207
 * intel_gvt_active_vgpu - activate a virtual GPU
208 209
 * @vgpu: virtual GPU
 *
210
 * This function is called when user wants to activate a virtual GPU.
211 212
 *
 */
213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228
void intel_gvt_activate_vgpu(struct intel_vgpu *vgpu)
{
	mutex_lock(&vgpu->gvt->lock);
	vgpu->active = true;
	mutex_unlock(&vgpu->gvt->lock);
}

/**
 * intel_gvt_deactive_vgpu - deactivate a virtual GPU
 * @vgpu: virtual GPU
 *
 * This function is called when user wants to deactivate a virtual GPU.
 * All virtual GPU runtime information will be destroyed.
 *
 */
void intel_gvt_deactivate_vgpu(struct intel_vgpu *vgpu)
229
{
230
	mutex_lock(&vgpu->vgpu_lock);
231 232 233

	vgpu->active = false;

234
	if (atomic_read(&vgpu->submission.running_workload_num)) {
235
		mutex_unlock(&vgpu->vgpu_lock);
236
		intel_gvt_wait_vgpu_idle(vgpu);
237
		mutex_lock(&vgpu->vgpu_lock);
238 239 240
	}

	intel_vgpu_stop_schedule(vgpu);
241
	intel_vgpu_dmabuf_cleanup(vgpu);
242

243
	mutex_unlock(&vgpu->vgpu_lock);
244 245 246 247 248 249 250 251 252 253 254 255 256
}

/**
 * intel_gvt_destroy_vgpu - destroy a virtual GPU
 * @vgpu: virtual GPU
 *
 * This function is called when user wants to destroy a virtual GPU.
 *
 */
void intel_gvt_destroy_vgpu(struct intel_vgpu *vgpu)
{
	struct intel_gvt *gvt = vgpu->gvt;

257
	mutex_lock(&vgpu->vgpu_lock);
258 259 260

	WARN(vgpu->active, "vGPU is still active!\n");

261
	intel_gvt_debugfs_remove_vgpu(vgpu);
262
	intel_vgpu_clean_sched_policy(vgpu);
263
	intel_vgpu_clean_submission(vgpu);
264
	intel_vgpu_clean_display(vgpu);
265
	intel_vgpu_clean_opregion(vgpu);
266
	intel_vgpu_clean_gtt(vgpu);
267 268
	intel_gvt_hypervisor_detach_vgpu(vgpu);
	intel_vgpu_free_resource(vgpu);
269
	intel_vgpu_clean_mmio(vgpu);
270
	intel_vgpu_dmabuf_cleanup(vgpu);
271
	mutex_unlock(&vgpu->vgpu_lock);
272

273 274 275 276
	mutex_lock(&gvt->lock);
	idr_remove(&gvt->vgpu_idr, vgpu->id);
	if (idr_is_empty(&gvt->vgpu_idr))
		intel_gvt_clean_irq(gvt);
277
	intel_gvt_update_vgpu_types(gvt);
278
	mutex_unlock(&gvt->lock);
279 280

	vfree(vgpu);
281 282
}

P
Ping Gao 已提交
283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305
#define IDLE_VGPU_IDR 0

/**
 * intel_gvt_create_idle_vgpu - create an idle virtual GPU
 * @gvt: GVT device
 *
 * This function is called when user wants to create an idle virtual GPU.
 *
 * Returns:
 * pointer to intel_vgpu, error pointer if failed.
 */
struct intel_vgpu *intel_gvt_create_idle_vgpu(struct intel_gvt *gvt)
{
	struct intel_vgpu *vgpu;
	enum intel_engine_id i;
	int ret;

	vgpu = vzalloc(sizeof(*vgpu));
	if (!vgpu)
		return ERR_PTR(-ENOMEM);

	vgpu->id = IDLE_VGPU_IDR;
	vgpu->gvt = gvt;
306
	mutex_init(&vgpu->vgpu_lock);
P
Ping Gao 已提交
307 308

	for (i = 0; i < I915_NUM_ENGINES; i++)
309
		INIT_LIST_HEAD(&vgpu->submission.workload_q_head[i]);
P
Ping Gao 已提交
310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332

	ret = intel_vgpu_init_sched_policy(vgpu);
	if (ret)
		goto out_free_vgpu;

	vgpu->active = false;

	return vgpu;

out_free_vgpu:
	vfree(vgpu);
	return ERR_PTR(ret);
}

/**
 * intel_gvt_destroy_vgpu - destroy an idle virtual GPU
 * @vgpu: virtual GPU
 *
 * This function is called when user wants to destroy an idle virtual GPU.
 *
 */
void intel_gvt_destroy_idle_vgpu(struct intel_vgpu *vgpu)
{
333
	mutex_lock(&vgpu->vgpu_lock);
P
Ping Gao 已提交
334
	intel_vgpu_clean_sched_policy(vgpu);
335 336
	mutex_unlock(&vgpu->vgpu_lock);

P
Ping Gao 已提交
337 338 339
	vfree(vgpu);
}

340
static struct intel_vgpu *__intel_gvt_create_vgpu(struct intel_gvt *gvt,
341 342 343 344 345 346 347 348 349 350 351 352 353
		struct intel_vgpu_creation_params *param)
{
	struct intel_vgpu *vgpu;
	int ret;

	gvt_dbg_core("handle %llu low %llu MB high %llu MB fence %llu\n",
			param->handle, param->low_gm_sz, param->high_gm_sz,
			param->fence_sz);

	vgpu = vzalloc(sizeof(*vgpu));
	if (!vgpu)
		return ERR_PTR(-ENOMEM);

P
Ping Gao 已提交
354 355
	ret = idr_alloc(&gvt->vgpu_idr, vgpu, IDLE_VGPU_IDR + 1, GVT_MAX_VGPU,
		GFP_KERNEL);
356 357 358 359 360 361
	if (ret < 0)
		goto out_free_vgpu;

	vgpu->id = ret;
	vgpu->handle = param->handle;
	vgpu->gvt = gvt;
362
	vgpu->sched_ctl.weight = param->weight;
363
	mutex_init(&vgpu->vgpu_lock);
364
	INIT_LIST_HEAD(&vgpu->dmabuf_obj_list_head);
365
	INIT_RADIX_TREE(&vgpu->page_track_tree, GFP_KERNEL);
366
	idr_init(&vgpu->object_idr);
367
	intel_vgpu_init_cfg_space(vgpu, param->primary);
368

369
	ret = intel_vgpu_init_mmio(vgpu);
370
	if (ret)
371
		goto out_clean_idr;
372 373 374 375 376 377 378 379 380 381 382

	ret = intel_vgpu_alloc_resource(vgpu, param);
	if (ret)
		goto out_clean_vgpu_mmio;

	populate_pvinfo_page(vgpu);

	ret = intel_gvt_hypervisor_attach_vgpu(vgpu);
	if (ret)
		goto out_clean_vgpu_resource;

383 384 385 386
	ret = intel_vgpu_init_gtt(vgpu);
	if (ret)
		goto out_detach_hypervisor_vgpu;

387
	ret = intel_vgpu_init_opregion(vgpu);
388
	if (ret)
389
		goto out_clean_gtt;
390

391 392 393 394
	ret = intel_vgpu_init_display(vgpu, param->resolution);
	if (ret)
		goto out_clean_opregion;

395
	ret = intel_vgpu_setup_submission(vgpu);
Z
Zhi Wang 已提交
396
	if (ret)
397
		goto out_clean_display;
Z
Zhi Wang 已提交
398

399 400
	ret = intel_vgpu_init_sched_policy(vgpu);
	if (ret)
401
		goto out_clean_submission;
402

403 404 405 406
	ret = intel_gvt_debugfs_add_vgpu(vgpu);
	if (ret)
		goto out_clean_sched_policy;

T
Tina Zhang 已提交
407 408 409 410
	ret = intel_gvt_hypervisor_set_opregion(vgpu);
	if (ret)
		goto out_clean_sched_policy;

411 412
	return vgpu;

413 414
out_clean_sched_policy:
	intel_vgpu_clean_sched_policy(vgpu);
415
out_clean_submission:
416
	intel_vgpu_clean_submission(vgpu);
417 418
out_clean_display:
	intel_vgpu_clean_display(vgpu);
419 420
out_clean_opregion:
	intel_vgpu_clean_opregion(vgpu);
421 422
out_clean_gtt:
	intel_vgpu_clean_gtt(vgpu);
423 424
out_detach_hypervisor_vgpu:
	intel_gvt_hypervisor_detach_vgpu(vgpu);
425 426 427
out_clean_vgpu_resource:
	intel_vgpu_free_resource(vgpu);
out_clean_vgpu_mmio:
428
	intel_vgpu_clean_mmio(vgpu);
429 430
out_clean_idr:
	idr_remove(&gvt->vgpu_idr, vgpu->id);
431 432 433 434
out_free_vgpu:
	vfree(vgpu);
	return ERR_PTR(ret);
}
435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452

/**
 * intel_gvt_create_vgpu - create a virtual GPU
 * @gvt: GVT device
 * @type: type of the vGPU to create
 *
 * This function is called when user wants to create a virtual GPU.
 *
 * Returns:
 * pointer to intel_vgpu, error pointer if failed.
 */
struct intel_vgpu *intel_gvt_create_vgpu(struct intel_gvt *gvt,
				struct intel_vgpu_type *type)
{
	struct intel_vgpu_creation_params param;
	struct intel_vgpu *vgpu;

	param.handle = 0;
453
	param.primary = 1;
454 455 456
	param.low_gm_sz = type->low_gm_size;
	param.high_gm_sz = type->high_gm_size;
	param.fence_sz = type->fence;
457
	param.weight = type->weight;
458
	param.resolution = type->resolution;
459 460 461 462 463

	/* XXX current param based on MB */
	param.low_gm_sz = BYTES_TO_MB(param.low_gm_sz);
	param.high_gm_sz = BYTES_TO_MB(param.high_gm_sz);

464
	mutex_lock(&gvt->lock);
465
	vgpu = __intel_gvt_create_vgpu(gvt, &param);
466 467 468 469
	if (!IS_ERR(vgpu))
		/* calculate left instance change for types */
		intel_gvt_update_vgpu_types(gvt);
	mutex_unlock(&gvt->lock);
470 471 472

	return vgpu;
}
473 474

/**
475 476 477 478 479 480
 * intel_gvt_reset_vgpu_locked - reset a virtual GPU by DMLR or GT reset
 * @vgpu: virtual GPU
 * @dmlr: vGPU Device Model Level Reset or GT Reset
 * @engine_mask: engines to reset for GT reset
 *
 * This function is called when user wants to reset a virtual GPU through
481
 * device model reset or GT reset. The caller should hold the vgpu lock.
482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506
 *
 * vGPU Device Model Level Reset (DMLR) simulates the PCI level reset to reset
 * the whole vGPU to default state as when it is created. This vGPU function
 * is required both for functionary and security concerns.The ultimate goal
 * of vGPU FLR is that reuse a vGPU instance by virtual machines. When we
 * assign a vGPU to a virtual machine we must isse such reset first.
 *
 * Full GT Reset and Per-Engine GT Reset are soft reset flow for GPU engines
 * (Render, Blitter, Video, Video Enhancement). It is defined by GPU Spec.
 * Unlike the FLR, GT reset only reset particular resource of a vGPU per
 * the reset request. Guest driver can issue a GT reset by programming the
 * virtual GDRST register to reset specific virtual GPU engine or all
 * engines.
 *
 * The parameter dev_level is to identify if we will do DMLR or GT reset.
 * The parameter engine_mask is to specific the engines that need to be
 * resetted. If value ALL_ENGINES is given for engine_mask, it means
 * the caller requests a full GT reset that we will reset all virtual
 * GPU engines. For FLR, engine_mask is ignored.
 */
void intel_gvt_reset_vgpu_locked(struct intel_vgpu *vgpu, bool dmlr,
				 unsigned int engine_mask)
{
	struct intel_gvt *gvt = vgpu->gvt;
	struct intel_gvt_workload_scheduler *scheduler = &gvt->scheduler;
507
	unsigned int resetting_eng = dmlr ? ALL_ENGINES : engine_mask;
508 509 510 511

	gvt_dbg_core("------------------------------------------\n");
	gvt_dbg_core("resseting vgpu%d, dmlr %d, engine_mask %08x\n",
		     vgpu->id, dmlr, engine_mask);
512 513

	vgpu->resetting_eng = resetting_eng;
514 515 516 517 518 519 520

	intel_vgpu_stop_schedule(vgpu);
	/*
	 * The current_vgpu will set to NULL after stopping the
	 * scheduler when the reset is triggered by current vgpu.
	 */
	if (scheduler->current_vgpu == NULL) {
521
		mutex_unlock(&vgpu->vgpu_lock);
522
		intel_gvt_wait_vgpu_idle(vgpu);
523
		mutex_lock(&vgpu->vgpu_lock);
524 525
	}

526
	intel_vgpu_reset_submission(vgpu, resetting_eng);
527 528
	/* full GPU reset or device model level reset */
	if (engine_mask == ALL_ENGINES || dmlr) {
529
		intel_vgpu_select_submission_ops(vgpu, ALL_ENGINES, 0);
530
		intel_vgpu_invalidate_ppgtt(vgpu);
531
		/*fence will not be reset during virtual reset */
532 533
		if (dmlr) {
			intel_vgpu_reset_gtt(vgpu);
534
			intel_vgpu_reset_resource(vgpu);
535
		}
536 537

		intel_vgpu_reset_mmio(vgpu, dmlr);
538
		populate_pvinfo_page(vgpu);
539
		intel_vgpu_reset_display(vgpu);
540

541
		if (dmlr) {
542
			intel_vgpu_reset_cfg_space(vgpu);
543 544 545 546
			/* only reset the failsafe mode when dmlr reset */
			vgpu->failsafe = false;
			vgpu->pv_notified = false;
		}
547 548
	}

549
	vgpu->resetting_eng = 0;
550 551 552 553 554 555
	gvt_dbg_core("reset vgpu%d done\n", vgpu->id);
	gvt_dbg_core("------------------------------------------\n");
}

/**
 * intel_gvt_reset_vgpu - reset a virtual GPU (Function Level)
556 557 558 559 560 561 562
 * @vgpu: virtual GPU
 *
 * This function is called when user wants to reset a virtual GPU.
 *
 */
void intel_gvt_reset_vgpu(struct intel_vgpu *vgpu)
{
563
	mutex_lock(&vgpu->vgpu_lock);
564
	intel_gvt_reset_vgpu_locked(vgpu, true, 0);
565
	mutex_unlock(&vgpu->vgpu_lock);
566
}