- 16 3月, 2015 1 次提交
-
-
由 Sylvain Rochet 提交于
Unfortunately we used the enabled flag in struct drm_crtc instead of the enabled flag in struct atmel_hlcdc_crtc. This obviously leads to discrepancies on crtc enable state. This patch fixes the issue by using the struct atmel_hlcdc_crtc enabled flag in PM support. Signed-off-by: NSylvain Rochet <sylvain.rochet@finsecur.com> Signed-off-by: NBoris Brezillon <boris.brezillon@free-electrons.com>
-
- 26 2月, 2015 1 次提交
-
-
由 Nicolas Ferre 提交于
Remove this configuration bit in crtc driver as the rising edge clock is widely used. Signed-off-by: NBoris Brezillon <boris.brezillon@free-electrons.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 24 2月, 2015 1 次提交
-
-
由 Sylvain Rochet 提交于
Some LCD panels have back-powering issue when un-powered, allows users to use an alternate pinctrl "sleep" in order to clamp outputs to a wanted state at suspend. Signed-off-by: NSylvain Rochet <sylvain.rochet@finsecur.com> Signed-off-by: NBoris Brezillon <boris.brezillon@free-electrons.com>
-
- 23 2月, 2015 2 次提交
-
-
由 Boris Brezillon 提交于
The HLCDC IP provides a way to discard a specific area on the primary plane (in case at least one of the overlay is activated and alpha blending is disabled). Doing this will reduce the amount of data to transfer from the main memory to the Display Controller, and thus alleviate the load on the memory bus (since this link is quite limited on such hardware, this kind of optimization is really important). Signed-off-by: NBoris Brezillon <boris.brezillon@free-electrons.com> Acked-by: NDaniel Vetter <daniel.vetter@ffwll.ch>
-
由 Boris Brezillon 提交于
Convert the HLCDC driver to atomic mode-setting. Signed-off-by: NBoris Brezillon <boris.brezillon@free-electrons.com> Tested-by: NSylvain Rochet <sylvain.rochet@finsecur.com> Acked-by: NDaniel Vetter <daniel.vetter@ffwll.ch>
-
- 21 1月, 2015 1 次提交
-
-
由 Boris Brezillon 提交于
The Atmel HLCDC (HLCD Controller) IP available on some Atmel SoCs (i.e. at91sam9n12, at91sam9x5 family or sama5d3 family) provides a display controller device. This display controller supports at least one primary plane and might provide several overlays and an hardware cursor depending on the IP version. At the moment, this driver only implements an RGB connector to interface with LCD panels, but support for other kind of external devices might be added later. Signed-off-by: NBoris Brezillon <boris.brezillon@free-electrons.com> Reviewed-by: NRob Clark <robdclark@gmail.com> Tested-by: NAnthony Harivel <anthony.harivel@emtrion.de> Tested-by: NLudovic Desroches <ludovic.desroches@atmel.com> Acked-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-