- 16 1月, 2013 1 次提交
-
-
由 Laxman Dewangan 提交于
NVIDIA's Tegra has multiple UART controller which supports: - APB DMA based controller fifo read/write. - End Of Data interrupt in incoming data to know whether end of frame achieve or not. - HW controlled RTS and CTS flow control to reduce SW overhead. Add serial driver to use all above feature. Signed-off-by: NLaxman Dewangan <ldewangan@nvidia.com> Acked-by: NAlan Cox <alan@linux.intel.com> Reviewed-by: NStephen Warren <swarren@nvidia.com> Signed-off-by: NGreg Kroah-Hartman <gregkh@linuxfoundation.org>
-
- 07 1月, 2013 1 次提交
-
-
由 Andrew Lunn 提交于
Improve the documentation to clarify level vs edge triggered power off. Improve the comments for level vs edge triggered power off. Make use of gpio_is_valid(). Reported-by: NStephen Warren <swarren@wwwdotorg.org> Signed-off-by: NAndrew Lunn <andrew@lunn.ch> Signed-off-by: NJason Cooper <jason@lakedaemon.net>
-
- 04 1月, 2013 1 次提交
-
-
由 Fabio Estevam 提交于
'clock-output-names' is not used in any of the dts/dtsi files for i.mx. Remove it from the examples, so that the example and the real usage in the dtsi files can match. Signed-off-by: NFabio Estevam <fabio.estevam@freescale.com> Acked-by: NRob Herring <rob.herring@calxeda.com> Signed-off-by: NShawn Guo <shawn.guo@linaro.org>
-
- 02 1月, 2013 1 次提交
-
-
由 Aaro Koskinen 提交于
Add DT support for twl4030_wdt. This is needed to get twl4030_wdt to probe when booting with DT. Signed-off-by: NAaro Koskinen <aaro.koskinen@iki.fi> Signed-off-by: NWim Van Sebroeck <wim@iguana.be>
-
- 26 12月, 2012 2 次提交
-
-
由 Barry Song 提交于
commit 7bec2074 remove sirfsoc_gpio_set_pull function, this patches takes the feature back by adding sirf,pullups and sirf,pulldowns prop in dts, and the driver will set the GPIO pull according to the dts. Cc: Arnd Bergmann <arnd@arndb.de> Signed-off-by: NBarry Song <Baohua.Song@csr.com> Signed-off-by: NLinus Walleij <linus.walleij@linaro.org>
-
由 Barry Song 提交于
While sending email to Linus for reviewing: "pinctrl: sirf: add DT-binding pinmux mapping support" https://patchwork.kernel.org/patch/1364361/ i have included the devicetree/bindings/pinctrl/pinctrl-sirf.txt But while sending pull request with commit 056876f6, i missed the document. this patch takes the document back. Signed-off-by: NBarry Song <Baohua.Song@csr.com> Signed-off-by: NLinus Walleij <linus.walleij@linaro.org>
-
- 20 12月, 2012 1 次提交
-
-
由 Murali Karicheri 提交于
This adds OF support for davinci_wdt driver. Signed-off-by: NMurali Karicheri <m-karicheri2@ti.com> Acked-by: NGrant Likely <grant.likely@secretlab.ca> Signed-off-by: NWim Van Sebroeck <wim@iguana.be>
-
- 19 12月, 2012 1 次提交
-
-
由 Allen Martin 提交于
Fix name of slink binding and address of sflash example to make it self consistent. Signed-off-by: NAllen Martin <amartin@nvidia.com> Signed-off-by: NGrant Likely <grant.likely@secretlab.ca>
-
- 18 12月, 2012 3 次提交
-
-
由 Roland Stigge 提交于
Add device tree support to the rtc-imxdi driver. Signed-off-by: NRoland Stigge <stigge@antcom.de> Cc: Alessandro Zummo <a.zummo@towertech.it> Cc: Grant Likely <grant.likely@secretlab.ca> Cc: Sascha Hauer <kernel@pengutronix.de> Cc: Russell King <linux@arm.linux.org.uk> Cc: Shawn Guo <shawn.guo@linaro.org> Signed-off-by: NAndrew Morton <akpm@linux-foundation.org> Signed-off-by: NLinus Torvalds <torvalds@linux-foundation.org>
-
由 Afzal Mohammed 提交于
Enhance rtc-omap driver with DT capability Signed-off-by: NAfzal Mohammed <afzal@ti.com> Acked-by: NSekhar Nori <nsekhar@ti.com> Cc: Grant Likely <grant.likely@secretlab.ca> Cc: Sekhar Nori <nsekhar@ti.com> Cc: Kevin Hilman <khilman@ti.com> Cc: Russell King <linux@arm.linux.org.uk> Cc: Alessandro Zummo <a.zummo@towertech.it> Cc: Daniel Mack <zonque@gmail.com> Cc: Vaibhav Hiremath <hvaibhav@ti.com> Signed-off-by: NAndrew Morton <akpm@linux-foundation.org> Signed-off-by: NLinus Torvalds <torvalds@linux-foundation.org>
-
Use the newly introduce cs-gpios dt support on atmel. We do not use the hardware cs as it's wired and has bugs and limitations. As the controller believes that only active-low devices/systems exists. Signed-off-by: NJean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com> Acked-by: NNicolas Ferre <nicolas.ferre@atmel.com> Signed-off-by: NGrant Likely <grant.likely@secretlab.ca>
-
- 11 12月, 2012 2 次提交
-
-
由 Kumar, Anil 提交于
Since the aemif driver conversion to DT along with its movement to drivers/ folder is not yet done, fix NAND binding documentation to have NAND specific DT details only. Signed-off-by: NKumar, Anil <anilkumar.v@ti.com> Signed-off-by: NGrant Likely <grant.likely@secretlab.ca>
-
由 Gregory CLEMENT 提交于
The support was already written, but the binding documentation was lacking. Signed-off-by: NGregory CLEMENT <gregory.clement@free-electrons.com> Acked-by: NAndrew Lunn <andrew@lunn.ch> Signed-off-by: NGrant Likely <grant.likely@secretlab.ca>
-
- 10 12月, 2012 2 次提交
-
-
由 Maxime Ripard 提交于
Add support for the Solomon SSD1307 OLED controller found on the Crystalfontz CFA10036 board. This controller can drive a display with a resolution up to 128x39 and can operate over I2C or SPI. The current driver has only been tested on the CFA-10036, that is using this controller over I2C to driver a 96x16 OLED screen. [akpm@linux-foundation.org: checkpatch fixes] Signed-off-by: NMaxime Ripard <maxime.ripard@free-electrons.com> Cc: Brian Lilly <brian@crystalfontz.com> Cc: Greg KH <gregkh@linux-foundation.org> Cc: Florian Tobias Schandinat <FlorianSchandinat@gmx.de> Cc: Thomas Petazzoni <thomas@free-electrons.com> Cc: Tomi Valkeinen <tomi.valkeinen@ti.com> Signed-off-by: NAndrew Morton <akpm@linux-foundation.org> Signed-off-by: NTomi Valkeinen <tomi.valkeinen@ti.com>
-
由 Vipul Kumar Samar 提交于
This patch extends existing DT support for stmpe devices. This updates: - missing header files in stmpe.c - stmpe_of_probe() with pwm, rotator and new bindings. - Bindings are updated in binding document. Acked-by: NLee Jones <lee.jones@linaro.org> Acked-by: NLinus Walleij <linus.walleij@linaro.org> Signed-off-by: NVipul Kumar Samar <vipulkumar.samar@st.com> Signed-off-by: NViresh Kumar <viresh.kumar@linaro.org> Signed-off-by: NSamuel Ortiz <sameo@linux.intel.com>
-
- 07 12月, 2012 7 次提交
-
-
由 Lars-Peter Clausen 提交于
This patch allows to specify that a SPI device is connected in 3-wire mode via device tree. Signed-off-by: NLars-Peter Clausen <lars@metafoo.de> Acked-by: NRob Herring <rob.herring@calxeda.com> Signed-off-by: NGrant Likely <grant.likely@secretlab.ca>
-
由 Daniel Drake 提交于
The OLPC XO-1.75 laptop includes a SDHCI controller which is 1.8v capable, and it truthfully reports so in its capabilities. This alternate voltage is used for driving new "UHS-I" SD cards at their full speed. However, what the controller doesn't know is that the motherboard physically doesn't have a 1.8v supply available, so attempting to switch to the 1.8v level will result in a situation that cannot be recovered from without physically replugging the SD card. Add a device tree flag that can be used on systems like these, and hook it up to the equivalent SDHCI quirk. Signed-off-by: NDaniel Drake <dsd@laptop.org> Reviewed-by: NPhilip Rakity <prakity@nvidia.com> Signed-off-by: NChris Ball <cjb@laptop.org>
-
由 Tomasz Figa 提交于
This patch adds support for pin configuration using pinctrl subsystem to the sdhci-s3c driver. Signed-off-by: NTomasz Figa <t.figa@samsung.com> Acked-by: NThomas Abraham <thomas.abraham@linaro.org> Signed-off-by: NChris Ball <cjb@laptop.org>
-
由 Hebbar, Gururaja 提交于
HSMMC IP on AM33xx need a special setting to handle High-speed cards. Other platforms like TI81xx, OMAP4 may need this as-well. This depends on the HSMMC IP timing closure done for the high speed cards. From AM335x TRM (SPRUH73F - 18.3.12 Output Signals Generation): The MMC/SD/SDIO output signals can be driven on either falling edge or rising edge depending on the SD_HCTL[2] HSPE bit. This feature allows to reach better timing performance, and thus to increase data transfer frequency. There are few pre-requisites for enabling the HSPE bit - Controller should support High-Speed-Enable Bit and - Controller should not be using DDR Mode and - Controller should advertise that it supports High Speed in capabilities register and - MMC/SD clock coming out of controller > 25MHz Signed-off-by: NHebbar, Gururaja <gururaja.hebbar@ti.com> Signed-off-by: NVenkatraman S <svenkatr@ti.com> Signed-off-by: NChris Ball <cjb@laptop.org>
-
由 Abhilash Kesavan 提交于
Add documentation for pm capabilties such as MMC_PM_KEEP_POWER and MMC_PM_WAKE_SDIO_IRQ. Signed-off-by: NAbhilash Kesavan <a.kesavan@samsung.com> Signed-off-by: NChris Ball <cjb@laptop.org>
-
由 Abhilash Kesavan 提交于
Fix typo in the synopsis dwmmc controller dt binding filename. Signed-off-by: NAbhilash Kesavan <a.kesavan@samsung.com> Signed-off-by: NChris Ball <cjb@laptop.org>
-
由 Tony Prisk 提交于
This patch adds support for the SD/MMC host controller found on Wondermedia 8xxx series SoCs, currently supported under arm/arch-vt8500. A binding document is also included, based on mmc.txt with additional properties. Signed-off-by: NTony Prisk <linux@prisktech.co.nz> Signed-off-by: NChris Ball <cjb@laptop.org>
-
- 06 12月, 2012 3 次提交
-
-
由 Grant Likely 提交于
Merely reorganizing documentation. No functional changes. It makes more sense for the gpio-leds binding to be grouped with other led bindings than with gpio drivers. Signed-off-by: NGrant Likely <grant.likely@secretlab.ca>
-
由 Vakul Garg 提交于
The compatible property in device tree "crypto" node has been enhanced to provide SEC ERA information to the applications. Signed-off-by: NVakul Garg <vakul@freescale.com> Signed-off-by: NHerbert Xu <herbert@gondor.apana.org.au>
-
由 James Hogan 提交于
The "powervr" prefix which is currently described as "Imagination Technologies" isn't really appropriate for non-PowerVR hardware, so deprecate it, changing the description of "powervr" to "PowerVR (deprecated, use img)", and add a separate "img" prefix for "Imagination Technologies Ltd.". Signed-off-by: NJames Hogan <james.hogan@imgtec.com> Signed-off-by: NGrant Likely <grant.likely@secretlab.ca>
-
- 02 12月, 2012 1 次提交
-
-
由 Vipul Kumar Samar 提交于
This patch allows the STMPE GPIO driver to be successfully probed and initialised when Device Tree support is enabled. Bindings are mentioned in Documentation too. Acked-by: NLee Jones <lee.jones@linaro.org> Signed-off-by: NVipul Kumar Samar <vipulkumar.samar@st.com> Signed-off-by: NViresh Kumar <viresh.kumar@linaro.org> Signed-off-by: NLinus Walleij <linus.walleij@linaro.org>
-
- 30 11月, 2012 1 次提交
-
-
由 Alban Bedel 提交于
Signed-off-by: NAlban Bedel <alban.bedel@avionic-design.de> Signed-off-by: NDmitry Torokhov <dmitry.torokhov@gmail.com>
-
- 29 11月, 2012 2 次提交
-
-
由 Ajay Kumar 提交于
Add documentation for the DT bindings in exynos display port driver. Signed-off-by: NAjay Kumar <ajaykumar.rs@samsung.com> Acked-by: NRob Herring <rob.herring@calxeda.com> Signed-off-by: NJingoo Han <jg1.han@samsung.com>
-
由 Peter Ujfalusi 提交于
Handle the jack detection inforamtion as bool from devicetree. Signed-off-by: NPeter Ujfalusi <peter.ujfalusi@ti.com> Signed-off-by: NMark Brown <broonie@opensource.wolfsonmicro.com>
-
- 28 11月, 2012 6 次提交
-
-
由 Peter Ujfalusi 提交于
The driver supports the following LED outputs as generic PWM driver: TWL4030 LEDA and LEDB (PWMA and PWMB) TWL6030 Charging indicator LED (PWM LED) On TWL6030 when the PWM requested LED is configured to be controlled by SW. In this case the user can enable/disable and set the duty period freely. When the PWM has been freed, the LED driver is put back to HW control. Signed-off-by: NPeter Ujfalusi <peter.ujfalusi@ti.com> Signed-off-by: NThierry Reding <thierry.reding@avionic-design.de>
-
由 Peter Ujfalusi 提交于
The driver supports the following PWM outputs: TWL4030 PWM0 and PWM1 TWL6030 PWM1 and PWM2 On TWL4030 the PWM signals are muxed. Upon requesting the PWM the driver will select the correct mux so the PWM can be used. When the PWM has been freed the original configuration is going to be restored. Signed-off-by: NPeter Ujfalusi <peter.ujfalusi@ti.com> Signed-off-by: NThierry Reding <thierry.reding@avionic-design.de>
-
由 Philip, Avinash 提交于
This patch 1. Add support for device-tree binding for EHRWPM driver. 2. Set size of pwm-cells set to 3 to support PWM channel number, PWM period & polarity configuration from device tree. 3. Add enable/disable clock gating in PWM subsystem common config space. 4. When here set .owner member in platform_driver structure to THIS_MODULE. Signed-off-by: NPhilip, Avinash <avinashphilip@ti.com> Cc: Grant Likely <grant.likely@secretlab.ca> Cc: Rob Herring <rob.herring@calxeda.com> Cc: Rob Landley <rob@landley.net> Signed-off-by: NThierry Reding <thierry.reding@avionic-design.de>
-
由 Philip, Avinash 提交于
This patch 1. Add support for device-tree binding for ECAP APWM driver. 2. Set size of pwm-cells set to 3 to support PWM channel number, PWM period & polarity configuration from device tree. 3. Add enable/disable clock gating in PWM subsystem common config space. 4. When here set .owner member in platform_driver structure to THIS_MODULE. Signed-off-by: NPhilip, Avinash <avinashphilip@ti.com> Cc: Grant Likely <grant.likely@secretlab.ca> Cc: Rob Herring <rob.herring@calxeda.com> Cc: Rob Landley <rob@landley.net> Signed-off-by: NThierry Reding <thierry.reding@avionic-design.de>
-
由 Philip, Avinash 提交于
In some platforms (like am33xx), PWM sub modules (ECAP, EHRPWM, EQEP) are integrated to PWM subsystem. These PWM submodules has resources shared and only one register bit-field is provided to control module/clock enable/disable, makes it difficult to handle common resources from independent PWMSS submodule drivers. So the solution here implemented in this patch is, to create driver for PWMSS and take the role of parent driver for PWM submodules. PWMSS parent driver enumerates all the child nodes under PWMSS module. Also symbol "pwmss_submodule_state_change" exported to enable clock gating for individual PWMSS submodules, and submodule drivers has to enable clock gating from their drivers. As this is only supported during DT boot, the parent/child relationship is created and populated in DT execution flow. The only required change is inside DTS file, making EHRPWM & ECAP as a child to PWMSS node. Signed-off-by: NPhilip, Avinash <avinashphilip@ti.com> Signed-off-by: NThierry Reding <thierry.reding@avionic-design.de>
-
由 Thomas Abraham 提交于
Add device tree based discovery support for max8997. Signed-off-by: NThomas Abraham <thomas.abraham@linaro.org> Acked-by: NMyungJoo Ham <myungjoo.ham@samsung.com> Reviewed-by: NTomasz Figa <t.figa@samsung.com> Signed-off-by: NMark Brown <broonie@opensource.wolfsonmicro.com>
-
- 27 11月, 2012 2 次提交
-
-
由 Gregory CLEMENT 提交于
Aurora is a L2 Cache Controller designed to be compatible with the L2x0 Cache Controller. L2X0 OF bindings are extended to support some specificity of Aurora (no cache id part number available through hardware, always write through mode, choice between outer cache and system cache). Signed-off-by: NGregory CLEMENT <gregory.clement@free-electrons.com> Signed-off-by: NYehuda Yitschak <yehuday@marvell.com> Tested-and-reviewed-by: NLior Amsalem <alior@marvell.com> Acked-by: NArnd Bergmann <arnd@arndb.de> Cc: Grant Likely <grant.likely@secretlab.ca> Cc: Rob Herring <rob.herring@calxeda.com> Cc: Russell King <rmk+kernel@arm.linux.org.uk> Cc: Barry Song <21cnbao@gmail.com> Cc: Will Deacon <will.deacon@arm.com> Cc: Arnd Bergmann <arnd@arndb.de> Cc: Olof Johansson <olof@lixom.net> Signed-off-by: NJason Cooper <jason@lakedaemon.net>
-
由 Deepak Sikri 提交于
SPEAr is an ARM based family of SoCs. This patch adds in support of cpufreq driver for SPEAr SoCs. It is supported via DT only and so bindings are present in binding document. Signed-off-by: NDeepak Sikri <deepak.sikri@st.com> Signed-off-by: NViresh Kumar <viresh.kumar@linaro.org> Signed-off-by: NRafael J. Wysocki <rafael.j.wysocki@intel.com>
-
- 26 11月, 2012 1 次提交
-
-
由 Shiraz Hashim 提交于
SPEAr3xx architecture includes shared/multiplexed irqs for certain set of devices. The multiplexor provides a single interrupt to parent interrupt controller (VIC) on behalf of a group of devices. There can be multiple groups available on SPEAr3xx variants but not exceeding 4. The number of devices in a group can differ, further they may share same set of status/mask registers spanning across different bit masks. Also in some cases the group may not have enable or other registers. This makes software little complex. Present implementation was non-DT and had few complex data structures to decipher banks, number of irqs supported, mask and registers involved. This patch simplifies the overall design and convert it in to DT. It also removes all registration from individual SoC files and bring them in to common shirq.c. Also updated the corresponding documentation for DT binding of shirq. Signed-off-by: NShiraz Hashim <shiraz.hashim@st.com> Signed-off-by: NViresh Kumar <viresh.kumar@linaro.org>
-
- 25 11月, 2012 1 次提交
-
-
由 Xuelin Shi 提交于
The RaidEngine is a new Freescale hardware that used for parity computation offloading in RAID5/6. This patch adds the device node in device tree and related binding documentation. Signed-off-by: NHarninder Rai <harninder.rai@freescale.com> Signed-off-by: NNaveen Burmi <naveenburmi@freescale.com> Signed-off-by: NXuelin Shi <b29237@freescale.com> Signed-off-by: NKumar Gala <galak@kernel.crashing.org>
-
- 24 11月, 2012 1 次提交
-
-
由 Dmitry Torokhov 提交于
This patch allows the STMPE driver to be successfully probed and initialised when Device Tree support is enabled. Besides the usual platform data changes, we also separate the process of filling in the 'in use' pin bitmap, as we have to extract the information from Device Tree in the DT boot case. Acked-by: NArnd Bergmann <arnd@arndb.de> Acked-by: NLinus Walleij <linus.walleij@linaro.org> Signed-off-by: NLee Jones <lee.jones@linaro.org> Signed-off-by: NDmitry Torokhov <dmitry.torokhov@gmail.com>
-