- 15 7月, 2016 1 次提交
-
-
由 Alexandre Belloni 提交于
The triggers don't need a reg property, remove it when prenset. Also remove the unit-address from their name. This solves: Warning (unit_address_vs_reg): Node /ahb/apb/adc@fc034000/trigger@0 has a unit name, but no reg property Warning (unit_address_vs_reg): Node /ahb/apb/adc@fc034000/trigger@1 has a unit name, but no reg property Warning (unit_address_vs_reg): Node /ahb/apb/adc@fc034000/trigger@2 has a unit name, but no reg property Warning (unit_address_vs_reg): Node /ahb/apb/adc@fc034000/trigger@3 has a unit name, but no reg property Signed-off-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com>
-
- 06 5月, 2016 1 次提交
-
-
由 Mike Williams 提交于
Add node to support SAMA5D3 hardware random number generator. Signed-off-by: NMike Williams <mike@mikebwilliams.com> [nicolas.ferre@atmel.com: reduce the register map size] Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 19 10月, 2015 1 次提交
-
-
由 Alexandre Belloni 提交于
The PMC is not only used to drive the clocks but also has some registers related to other functions. One of those is for example the USB gadget bias. Using a syscon allows to properly separate those functions. Signed-off-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com>
-
- 18 9月, 2015 1 次提交
-
-
由 Josh Wu 提交于
Signed-off-by: NJosh Wu <josh.wu@atmel.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 07 8月, 2015 1 次提交
-
-
由 Alexandre Belloni 提交于
The watchdog, the reset controller, the RTC, the shutdown controller, the timer counters and the LCD PWM need the slow clock, add it where necessary. [boris.brezillon@free-electrons.com: add tcb clocks] Signed-off-by: NBoris Brezillon <boris.brezillon@free-electrons.com> Signed-off-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com>
-
- 31 7月, 2015 1 次提交
-
-
由 Josh Wu 提交于
They'll use "atmel,sama5d3-rstc" for reset function. Signed-off-by: NJosh Wu <josh.wu@atmel.com> Acked-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com> [nicolas.ferre@atmel.com: add the old compatible string as a fallback] Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 02 7月, 2015 1 次提交
-
-
由 Boris Brezillon 提交于
at91sam9g45, at91sam9x5 and sama5 SoCs should not use "atmel,at91sam9rl-udc" for their USB device compatible property since this compatible is attached to a specific hardware bug fix. Signed-off-by: NBoris Brezillon <boris.brezillon@free-electrons.com> Acked-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com> Tested-by: NBo Shen <voice.shen@atmel.com> Acked-by: NNicolas Ferre <nicolas.ferre@atmel.com> Cc: <stable@vger.kernel.org> #4.0+ Signed-off-by: NKevin Hilman <khilman@linaro.org>
-
- 22 5月, 2015 2 次提交
-
-
由 Boris Brezillon 提交于
The ohci driver now calls clk_set_rate on the uhpck clock (which forwards set_rate requests to its parent: the usb clock). Remove useless references to usb clocks from ohci definitions. Signed-off-by: NBoris Brezillon <boris.brezillon@free-electrons.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
由 Boris Brezillon 提交于
The uhpck is useless for High-Speed communications, remove the reference to this clock in all ehci definitions. Signed-off-by: NBoris Brezillon <boris.brezillon@free-electrons.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 19 5月, 2015 1 次提交
-
-
由 Josh Wu 提交于
commit 111573cc ("mtd: atmel_nand: check NFC busy flag by HSMC_SR instead of NFC cmd regs") check NFC busy by nfc SR instead of NFC cmd regs. So we don't need to map NFC cmd registers to include NFCBUSY bit. That means we only need map 0x08000000 instead of 0x10000000 for NFC cmd regs. This patch reduce the NFC cmd regs map for sama5d3 & sama5d4. Signed-off-by: NJosh Wu <josh.wu@atmel.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 23 3月, 2015 2 次提交
-
-
由 Nicolas Ferre 提交于
Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
由 Nicolas Ferre 提交于
Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com> Signed-off-by: NLudovic Desroches <ludovic.desroches@atmel.com>
-
- 13 3月, 2015 1 次提交
-
-
由 Alexandre Belloni 提交于
The DBGU is not a simple UART and we need to be able to distinguish it from the other UARTs, in particular to get its address and check the chip id. Signed-off-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 11 3月, 2015 1 次提交
-
-
由 Nicolas Ferre 提交于
The UTMI clock must be selected by any high-speed USB IP. The logic behind it needs this particular clock. So, correct the clock in the device tree files affected. Reported-by: NBo Shen <voice.shen@atmel.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com> Cc: <stable@vger.kernel.org> #3.18
-
- 04 3月, 2015 1 次提交
-
-
由 Michel Marti 提交于
Since turning on idle-halt in commit fe46aa67 (ARM: at91/dt: add sam9 watchdog default options to SoCs), SoCs compatible with at91sam9260-wdt no longer reboot if the watchdog times out while the CPU is in idle state. Removing the 'idle-halt' flag that was set by default fixes this. Signed-off-by: NMichel Marti <mma@objectxp.com> Acked-by: NBoris Brezillon <boris.brezillon@free-electrons.com> Acked-by: NSylvain Rochet <sylvain.rochet@finsecur.com> [nicolas.ferre@atmel.com: rework the commit message] Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 15 1月, 2015 7 次提交
-
-
由 Josh Wu 提交于
According to v4l2 dt document, we add: a camera host: ISI port. a i2c camera sensor: ov2640 port. to sama5d3xmb.dtsi. The ov2640 node defines the pinctrls, clocks and refer to isi port. The ISI node also has a reference to the ov2640 port. Signed-off-by: NJosh Wu <josh.wu@atmel.com> Acked-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
由 Bo Shen 提交于
The mck is decided by the board design, move it to mb related dtsi file. Signed-off-by: NBo Shen <voice.shen@atmel.com> Acked-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com> Signed-off-by: NJosh Wu <josh.wu@atmel.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
由 Bo Shen 提交于
The ISI has 12 data lines, add the missing two data lines. Signed-off-by: NBo Shen <voice.shen@atmel.com> Acked-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
由 Bo Shen 提交于
As the ISI has 12 data lines, however we only use 8 data lines with sensor module. So, split the data line into two groups which make it can be choosed depends on the hardware design. Signed-off-by: NBo Shen <voice.shen@atmel.com> Acked-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com> Signed-off-by: NJosh Wu <josh.wu@atmel.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
由 Josh Wu 提交于
Add ISI peripheral clock in sama5d3.dtsi. Signed-off-by: NJosh Wu <josh.wu@atmel.com> Acked-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
由 Alexandre Belloni 提交于
Add nodes for the SRAM available on atmel SoCs For the at91sam9260 and the at91sam9g20, address mirroring is used to create a single contiguous SRAM range instead of declaring two separate banks. Also remove leftover TODOs in the sam9g45 file Signed-off-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com> Acked-by: NBoris Brezillon <boris.brezillon@free-electrons.com> [nicolas.ferre@atmel.com: correct at91sam9rl sram size => 0x10000] Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
由 Alexandre Belloni 提交于
The sama5d3 has Special Function Registers that allow to manage OHCI, EBI and the UTMI clock. Signed-off-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com> Acked-by: NBoris Brezillon <boris.brezillon@free-electrons.com> [nicolas.ferre@atmel.com: reg size: 0x60] Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 18 9月, 2014 2 次提交
-
-
由 Marek Roszko 提交于
This switches the SAMA5D3 to use the new atmel,sama5d3-pinctrl id that was added with the drive strength options patch. Signed-off-by: NMarek Roszko <mark.roszko@gmail.com> Acked-by: NLinus Walleij <linus.walleij@linaro.org> [nicolas.ferre@atmel.com: second compatible string kept as at91sam9x5] Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
由 Alexandre Belloni 提交于
The atmel_nand driver is now able to handle the nfc clock, add it to sama5d3. Signed-off-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 02 9月, 2014 1 次提交
-
-
由 Ludovic Desroches 提交于
Add the DMA configuration for USARTs mainly because it is not obvious to add the FIFO flag which is needed for rx. Signed-off-by: NLudovic Desroches <ludovic.desroches@atmel.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 15 7月, 2014 2 次提交
-
-
由 Maxime Ripard 提交于
The SAMA5D3 has a shutdown controller identical to the sam9x5 SoC family. Declare it in the DT. Signed-off-by: NMaxime Ripard <maxime.ripard@free-electrons.com> Acked-by: NNicolas Ferre <nicolas.ferre@atmel.com> Acked-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com>
-
由 Alexandre Belloni 提交于
Define the available clock for mprddr and take both mpddr_clk and ddrck in the ram controller driver. Signed-off-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com> Signed-off-by: NMaxime Ripard <maxime.ripard@free-electrons.com> Acked-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 10 7月, 2014 1 次提交
-
-
由 Alexandre Belloni 提交于
Having clocks grouped in a subnode is common practice, so move the crystals under a clocks node for the sama5d3 SoC and sama5d3 based boards. Signed-off-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com> Acked-by: NBoris BREZILLON <boris.brezillon@free-electrons.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 12 5月, 2014 1 次提交
-
-
由 Nicolas Ferre 提交于
Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com> Acked-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com>
-
- 08 5月, 2014 1 次提交
-
-
由 Boris BREZILLON 提交于
Replace the old main and clk definitions (fixed rate clk) by the new main and slow clk subtree definition (ck = mux(rc_osc, osc)). Signed-off-by: NBoris BREZILLON <boris.brezillon@free-electrons.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 19 4月, 2014 2 次提交
-
-
由 Tushar Behera 提交于
Most of the clock related dt-binding header files are located in dt-bindings/clock folder. It would be good to keep all the similar header files at a single location. Signed-off-by: NTushar Behera <tushar.behera@linaro.org> CC: Rob Landley <rob@landley.net> CC: Andrew Victor <linux@maxim.org.za> CC: Jean-Christophe Plagniol-Villard <plagnioj@jcrosoft.com> Acked-by: NBoris BREZILLON <b.brezillon.dev@gmail.com> [nicolas.ferre@atmel.com: add new at91sam9261 & at91sam9rl] Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
由 Bo Shen 提交于
Add DMA property for SSC devices on SAMA5D3 SoC. Signed-off-by: NBo Shen <voice.shen@atmel.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 13 3月, 2014 1 次提交
-
-
由 Alexandre Belloni 提交于
Remove the properties that are not used anymore by the at91_adc driver and fix the atmel,adc-use-external-triggers property name. Also, add #address-cells, #size-cells and a reg for each trigger to comply to the ePAPR. Signed-off-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 12 3月, 2014 1 次提交
-
-
由 Ludovic Desroches 提交于
Touchscreen support for at91_adc has been introduced so we can get rid of atmel_tsadcc. Signed-off-by: NLudovic Desroches <ludovic.desroches@atmel.com> Acked-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 10 3月, 2014 1 次提交
-
-
由 Nicolas Ferre 提交于
Add the "atmel,nand-has-dma" property to NAND node for SoC that can use the DMA to perform NAND accesses. Use of this property was added in 1b719265 (mtd: atmel_nand: add a new dt binding item for nand dma support). Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com> Acked-by: NBoris BREZILLON <b.brezillon@overkiz.com>
-
- 08 2月, 2014 1 次提交
-
-
由 Boris BREZILLON 提交于
The hclk clock of the ohci node is referencing udphs_clk instead of uhphs_clk. Signed-off-by: NBoris BREZILLON <b.brezillon@overkiz.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
- 29 1月, 2014 1 次提交
-
-
由 Boris BREZILLON 提交于
Set default watchdog options in every SoC compatible with the sam9 watchdog. Signed-off-by: NBoris BREZILLON <b.brezillon@overkiz.com> Acked-by: NGuenter Roeck <linux@roeck-us.net> Signed-off-by: NWim Van Sebroeck <wim@iguana.be>
-
- 20 12月, 2013 3 次提交
-
-
由 Boris BREZILLON 提交于
Signed-off-by: NBoris BREZILLON <b.brezillon@overkiz.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
由 Boris BREZILLON 提交于
Signed-off-by: NBoris BREZILLON <b.brezillon@overkiz.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-
由 Boris BREZILLON 提交于
Signed-off-by: NBoris BREZILLON <b.brezillon@overkiz.com> Signed-off-by: NNicolas Ferre <nicolas.ferre@atmel.com>
-