- 12 10月, 2013 4 次提交
-
-
由 Dan Murphy 提交于
Set the alias for ethernet0 and ethernet1 so that uBoot can set the MAC address appropriately. Currently u-boot cannot find the alias and there for does not set the MAC address. Signed-off-by: NDan Murphy <dmurphy@ti.com> Tested-by: NMugunthan V N <mugunthanvnm@ti.com> Signed-off-by: NBenoit Cousson <bcousson@baylibre.com>
-
由 Matt Porter 提交于
Adds AM33XX MMC support for am335x-bone, am335x-evm and am335x-evmsk boards. Also added is the DMA binding definitions based on the generic DMA request binding. Additional changes made to DTS: * Interrupt, reg and compatible properties added * ti,needs-special-hs-handling added Signed-off-by: NMatt Porter <mporter@ti.com> Acked-by: NTony Lindgren <tony@atomide.com> Signed-off-by: NJoel Fernandes <joelf@ti.com> Signed-off-by: NBenoit Cousson <bcousson@baylibre.com>
-
由 Matt Porter 提交于
Adds DMA resources to the AM33XX SPI nodes. Signed-off-by: NMatt Porter <mporter@ti.com> Signed-off-by: NJoel A Fernandes <joelagnel@ti.com> Signed-off-by: NBenoit Cousson <bcousson@baylibre.com>
-
由 Matt Porter 提交于
Adds AM33XX EDMA support to the am33xx.dtsi as documented in Documentation/devicetree/bindings/dma/ti-edma.txt [Joel Fernandes <joelf@ti.com>] Drop DT entries that are non-hardware-description as discussed in [1] [1] https://patchwork.kernel.org/patch/2226761/Signed-off-by: NMatt Porter <mporter@ti.com> Signed-off-by: NJoel A Fernandes <joelagnel@ti.com> Signed-off-by: NBenoit Cousson <bcousson@baylibre.com>
-
- 08 10月, 2013 2 次提交
-
-
由 Lars Poeschel 提交于
Following commit ff5c9059 and therefore other omap platforms using the gpio-omap driver correct the #interrupt-cells property on am33xx too. The omap gpio binding documentaion also states that the #interrupt-cells property should be 2. Signed-off-by: NLars Poeschel <poeschel@lemonage.de> Reviewed-by: NJavier Martinez Canillas <javier@dowhile0.org> Acked-by: NMark Rutland <mark.rutland@arm.com> Signed-off-by: NBenoit Cousson <bcousson@baylibre.com>
-
由 Alexandre Belloni 提交于
ARM Performance Monitor Units are available on the am33xx, add the support in the dtsi. Tested with perf and oprofile on a regular beaglebone. Signed-off-by: NAlexandre Belloni <alexandre.belloni@free-electrons.com> Signed-off-by: NBenoit Cousson <bcousson@baylibre.com>
-
- 28 8月, 2013 2 次提交
-
-
This relfects the code and dts requires changes due to recent .dts binding updates: - use mg prefix for the Metor Graphics specific attributes - use power in mA not in mA/2 as specifed in the USB2.0 specification - remove the child node for USB. This is driver specific on won't be reflected in the device tree - use the "mentor" prefix instead of "mg". - use "dr_mode" istead of "mg,port-mode" for the port mode. The former is used by a few other drivers. Cc: Rob Herring <rob.herring@calxeda.com> Cc: Pawel Moll <pawel.moll@arm.com> Cc: Mark Rutland <mark.rutland@arm.com> Cc: Stephen Warren <swarren@wwwdotorg.org> Cc: Ian Campbell <ian.campbell@citrix.com> Cc: devicetree@vger.kernel.org Signed-off-by: NSebastian Andrzej Siewior <bigeasy@linutronix.de> Signed-off-by: NFelipe Balbi <balbi@ti.com>
-
I forgot to separete the different names in the reg-names property. This didn't cause anything to fail because the driver does not use the names and simply relies on the order of the memory offsets in reg. This patch fixes this in case it is used later. Signed-off-by: NSebastian Andrzej Siewior <bigeasy@linutronix.de> Signed-off-by: NFelipe Balbi <balbi@ti.com>
-
- 09 8月, 2013 2 次提交
-
-
This driver is currently used by musb' cppi41 couter part. I may merge both dma engine user of musb at some point but not just yet. The driver seems to work in RX/TX mode in host mode, tested on mass storage. I increaed the size of the TX / RX transfers and waited for the core code to cancel a transfers and it seems to recover. v2..3: - use mall transfers on RX side and check data toggle. - use rndis mode on tx side so we haveon interrupt for 4096 transfers. - remove custom "transferred" hack and use dmaengine_tx_status() to compute the total amount of data that has been transferred. - cancel transfers and reclaim descriptors v1..v2: - RX path added - dma mode 0 & 1 is working - device tree nodes re-created. Cc: Vinod Koul <vinod.koul@intel.com> Cc: Dan Williams <djbw@fb.com> Signed-off-by: NSebastian Andrzej Siewior <bigeasy@linutronix.de> Signed-off-by: NFelipe Balbi <balbi@ti.com>
-
This moves the two instances from the big node into two child nodes. The glue layer ontop does almost nothing. There is one devices containing the control module for USB (2) phy, (2) usb and later the dma engine. The usb device is the "glue device" which contains the musb device as a child. This is what we do ever since. The new file musb_am335x is just here to prob the new bus and populate child devices. There are a lot of changes to the dsps file as a result of the changes: - musb_core_offset This is gone. The device tree provides memory ressources information for the device there is no need to "fix" things - instances This is gone as well. If we have two instances then we have have two child enabled nodes in the device tree. For instance the SoC in beagle bone has two USB instances but only one has been wired up so there is no need to load and init the second instance since it won't be used. - dsps_glue is now per glue device In the past there was one of this structs but with an array of two and each instance accessed its variable depending on the platform device id. - no unneeded copy of structs I do not know why struct dsps_musb_wrapper is copied but it is not necessary. The same goes for musb_hdrc_platform_data which allocated on demand and then again by platform_device_add_data(). One copy is enough. Signed-off-by: NSebastian Andrzej Siewior <bigeasy@linutronix.de> Signed-off-by: NFelipe Balbi <balbi@ti.com>
-
- 19 6月, 2013 6 次提交
-
-
由 Philip Avinash 提交于
Add PWMSS device tree nodes in relation with ECAP & EHRPWM DT nodes to AM33XX SoC family. Also populates device tree nodes for ECAP & EHRPWM by adding necessary properties like pwm-cells, base reg & set disabled as status. Signed-off-by: NPhilip Avinash <avinashphilip@ti.com> Reviewed-by: NThierry Reding <thierry.reding@avionic-design.de> Signed-off-by: NSebastian Andrzej Siewior <bigeasy@linutronix.de> Signed-off-by: NBenoit Cousson <benoit.cousson@linaro.org>
-
由 Florian Vaussard 提交于
Using constants for pinctrl allows a better readability, and removes redundancy with comments. Signed-off-by: NFlorian Vaussard <florian.vaussard@epfl.ch> Tested-by: NAfzal Mohammed <afzal@ti.com> Signed-off-by: NBenoit Cousson <benoit.cousson@linaro.org>
-
由 Florian Vaussard 提交于
Use standard GPIO constants to enhance the readability of DT GPIOs. Signed-off-by: NFlorian Vaussard <florian.vaussard@epfl.ch> Tested-by: NAfzal Mohammed <afzal@ti.com> Signed-off-by: NBenoit Cousson <benoit.cousson@linaro.org>
-
由 Florian Vaussard 提交于
Replace /include/ by #include for AM33XX and AM35XX device tree files, in order to use the C pre-processor, making use of #define features possible. Signed-off-by: NFlorian Vaussard <florian.vaussard@epfl.ch> Tested-by: NAfzal Mohammed <afzal@ti.com> Signed-off-by: NBenoit Cousson <benoit.cousson@linaro.org>
-
由 Philip, Avinash 提交于
ELM hardware engine is used for locating bit-flips in NAND data This patch is required for working of hardware based NAND ECC schemes with DT support. Signed-off-by: NPhilip Avinash <avinashphilip@ti.com> Acked-by: NPeter Korsgaard <jacmet@sunsite.dk> Signed-off-by: NPekon Gupta <pekon@ti.com> Signed-off-by: NBenoit Cousson <benoit.cousson@linaro.org>
-
由 Vaibhav Hiremath 提交于
With DT support, where naming convention is based on base-addr and not id, so we should follow TRM/Spec numbering label. This patch changes UART numbering as per TRM, as uart0-5. Signed-off-by: NVaibhav Hiremath <hvaibhav@ti.com> Acked-by: NMatt Porter <mporter@ti.com> Cc: Peter Korsgaard <jacmet@sunsite.dk> Signed-off-by: NBenoit Cousson <benoit.cousson@linaro.org>
-
- 13 6月, 2013 1 次提交
-
-
由 Patil, Rachna 提交于
Add support for core multifunctional device along with its clients touchscreen and ADC. Signed-off-by: NPantelis Antoniou <panto@antoniou-consulting.com> Signed-off-by: NPatil, Rachna <rachna@ti.com> Signed-off-by: NFelipe Balbi <balbi@ti.com> Signed-off-by: NSebastian Andrzej Siewior <sebastian@breakpoint.cc>
-
- 03 6月, 2013 1 次提交
-
-
由 Lars Poeschel 提交于
The gpmc driver is actually looking for "gpmc,num-cs" and "gpmc,num-waitpins" properties in DT. The binding doc also states this. Correct the properties in the dts to provide the right values for the gpmc driver. Signed-off-by: NLars Poeschel <poeschel@lemonage.de> Acked-by: NPeter Korsgaard <jacmet@sunsite.dk> Acked-by: NPekon Gupta <pekon@ti.com> Signed-off-by: NBenoit Cousson <benoit.cousson@linaro.org>
-
- 23 5月, 2013 1 次提交
-
-
由 Lorenzo Pieralisi 提交于
This patch updates the in-kernel dts files according to the latest cpus and cpu bindings updates for ARM. Signed-off-by: NLorenzo Pieralisi <lorenzo.pieralisi@arm.com>
-
- 16 5月, 2013 1 次提交
-
-
由 Sourav Poddar 提交于
The "ti,no_idle_on_suspend" property was required to keep ocmcram clocks running during idle. But commit 72bb6f9b (ARM: OMAP: omap_device: don't attempt late suspend if no driver bound), added in v3.6 should prevent any automatic clock gating for devices without drivers bound. Since there is no driver for the OCM RAM block, we are not affected by the automatic idle on suspend anyways which means "ti,no_idle_on_suspend" can be safely removed since there are no users for it. Cc: Benoit Cousson <b-cousson@ti.com> Cc: Santosh Shilimkar <santosh.shilimkar@ti.com> Cc: Felipe Balbi <balbi@ti.com> Cc: Rajendra nayak <rnayak@ti.com> Signed-off-by: NSourav Poddar <sourav.poddar@ti.com> Reviewed-by: NFelipe Balbi <balbi@ti.com> Signed-off-by: NKevin Hilman <khilman@linaro.org>
-
- 09 5月, 2013 1 次提交
-
-
由 Philip Avinash 提交于
Add GPMC data node to AM33XX device tree file. Signed-off-by: NPhilip Avinash <avinashphilip@ti.com> Acked-by: NPeter Korsgaard <jacmet@sunsite.dk> Signed-off-by: NPekon Gupta <pekon@ti.com> Signed-off-by: NTony Lindgren <tony@atomide.com>
-
- 09 4月, 2013 5 次提交
-
-
由 Jon Hunter 提交于
Update the DMTIMER compatibility property to reflect the register level compatibilty between devices and update the various OMAP/AM timer bindings with the appropriate compatibility string. By doing this we can add platform specific data applicable to specific timer versions to the driver. For example, errata flags can be populated for the timer versions that are impacted. Signed-off-by: NJon Hunter <jon-hunter@ti.com> Acked-by: NTony Lindgren <tony@atomide.com> Signed-off-by: NBenoit Cousson <benoit.cousson@linaro.org>
-
由 Philip Avinash 提交于
DT field of "interrupts" was mentioned wrongly as "interrupt" in SPI node. This went unnoticed as spi-omap2 driver not making use of interrupt. Fixes the typo. Signed-off-by: NPhilip Avinash <avinashphilip@ti.com> Acked-by: NPeter Korsgaard <jacmet@sunsite.dk> Signed-off-by: NBenoit Cousson <benoit.cousson@linaro.org>
-
由 AnilKumar Ch 提交于
Add a new address space/memory resource to d_can device tree node. D_CAN RAM initialization is achieved through RAMINIT register which is part of AM33XX control module address space. D_CAN RAM init or de-init should be done by writing instance corresponding value to control module register. Till we have a separate control module driver to write to control module, d_can driver will handle the register writes to control module by itself. So a new address space to represent this control module register is added to d_can driver. Signed-off-by: NAnilKumar Ch <anilkumar@ti.com> Acked-by: NMarc Kleine-Budde <mkl@pengutronix.de> Signed-off-by: NBenoit Cousson <benoit.cousson@linaro.org>
-
由 AnilKumar Ch 提交于
Add d_can instances to aliases node to get the D_CAN instance number from the driver. To initialize D_CAN message RAM, corresponding instance number is required. To initialize instance 0 message RAM then 0x1 should be written and for instance 1 message RAM, 0x2 should be written to control module register. With device-tree framework ip instance number is "-1" by default for all instances. To get device id/instance number then modules should be added to DT "aliases" node. of_alias_get_id() gives the device id number based on number of alias nodes present in "aliases node". Signed-off-by: NAnilKumar Ch <anilkumar@ti.com> Acked-by: NMarc Kleine-Budde <mkl@pengutronix.de> Signed-off-by: NBenoit Cousson <benoit.cousson@linaro.org>
-
由 AnilKumar Ch 提交于
Rename I2C and GPIO nodes according to AM33XX TRM. According to AM33XX TRM device instances are starting from "0" like i2c0, i2c1 and i2c3. Signed-off-by: NPantelis Antoniou <panto@antoniou-consulting.com> [panto@antoniou-consulting.com: initial patch by pantelis's] Signed-off-by: NAnilKumar Ch <anilkumar@ti.com> Signed-off-by: NBenoit Cousson <benoit.cousson@linaro.org>
-
- 13 3月, 2013 1 次提交
-
-
由 Mugunthan V N 提交于
Change cpts_active_slave to active_slave so that the same DT property can be used to ethtool and SIOCGMIIPHY. CC: Richard Cochran <richardcochran@gmail.com> Signed-off-by: NMugunthan V N <mugunthanvnm@ti.com> Signed-off-by: NDavid S. Miller <davem@davemloft.net>
-
- 08 2月, 2013 1 次提交
-
-
由 Vaibhav Bedia 提交于
Since AM33XX supports only DT-boot, this is needed for the appropriate device nodes to be created. Note: OCMC RAM is part of the PER power domain and supports retention. The assembly code for low power entry/exit will run from OCMC RAM. To ensure that the OMAP PM code does not attempt to disable the clock to OCMC RAM as part of the suspend process add the no_idle_on_suspend flag. Signed-off-by: NVaibhav Bedia <vaibhav.bedia@ti.com> Acked-by: NSantosh Shilimkar <santosh.shilimkar@ti.com> Acked-by: NPeter Korsgaard <jacmet@sunsite.dk> Signed-off-by: NPaul Walmsley <paul@pwsan.com>
-
- 15 11月, 2012 1 次提交
-
-
由 Mugunthan V N 提交于
Add CPSW and MDIO related device tree data for AM33XX. Also enable them into board/evm dts files by providing respective phy-id. Signed-off-by: NMugunthan V N <mugunthanvnm@ti.com> Signed-off-by: NVaibhav Hiremath <hvaibhav@ti.com> Cc: Benoit Cousson <b-cousson@ti.com> Acked-by: NPeter Korsgaard <jacmet@sunsite.dk> Acked-by: NRichard Cochran <richardcochran@gmail.com> Signed-off-by: NDavid S. Miller <davem@davemloft.net>
-
- 06 11月, 2012 1 次提交
-
-
由 Ajay Kumar Gupta 提交于
Device tree node for usbss on AM33XX. There are two musb controllers on am33xx platform so have port0-mode and port1-mode data. Signed-off-by: NAjay Kumar Gupta <ajay.gupta@ti.com> Signed-off-by: NSanthapuri, Damodar <damodar.santhapuri@ti.com> Signed-off-by: NRavi Babu <ravibabu@ti.com> [afzal@ti.com: reg & interrupt property addition] Signed-off-by: NAfzal Mohammed <afzal@ti.com> Reviewed-by: NFelipe Balbi <balbi@ti.com> Signed-off-by: NBenoit Cousson <b-cousson@ti.com>
-
- 01 11月, 2012 1 次提交
-
-
由 Philip, Avinash 提交于
Add McSPI data node to AM33XX device tree file. The McSPI module (and so as the driver) is reused from OMAP4. Signed-off-by: NPhilip, Avinash <avinashphilip@ti.com> Tested-by: NMatt Porter <mporter@ti.com> [b-cousson@ti.com: Remove interrupt-parent] Signed-off-by: NBenoit Cousson <b-cousson@ti.com>
-
- 31 10月, 2012 1 次提交
-
-
由 Afzal Mohammed 提交于
Add am33xx rtc node. Signed-off-by: NAfzal Mohammed <afzal@ti.com> [b-cousson@ti.com: Update the subject] Signed-off-by: NBenoit Cousson <b-cousson@ti.com>
-
- 29 10月, 2012 5 次提交
-
-
由 Jon Hunter 提交于
Add the 12 GP timers nodes present in OMAP2. Add the 12 GP timers nodes present in OMAP3. Add the 11 GP timers nodes present in OMAP4. Add the 7 GP timers nodes present in AM33xx. Add documentation for timer properties specific to OMAP. Thanks to Vaibhav Hiremath for creating the AM33xx timer nodes. I have modified Vaibhav's original nodes adding information on which timers support a PWM output. V5 changes: - Updated timer register sizes for OMAP2/3/4. - Modified AM335x timer register size to be 1KB instead of 4KB to align with HWMOD. Signed-off-by: NJon Hunter <jon-hunter@ti.com> Acked-Reviewed-&-Tested-By: Vaibhav Hiremath <hvaibhav@ti.com> Signed-off-by: NBenoit Cousson <b-cousson@ti.com>
-
由 Benoit Cousson 提交于
The interrupt-parent attribute does not have to be added in each node since the fmwk will check for the parent as well to get it. Create an interrupt-parent for OMAP2, OMAP3, AM33xx and remove the attributes from every nodes that were using it. Signed-off-by: NBenoit Cousson <b-cousson@ti.com> Cc: Vaibhav Hiremath <hvaibhav@ti.com> Cc: Peter Ujfalusi <peter.ujfalusi@ti.com> Cc: Sebastien Guiriec <s-guiriec@ti.com>
-
由 AnilKumar Ch 提交于
Add Bosch D_CAN controller device tree data to AM33XX dtsi file by adding d_can device nodes with all the necessary parameters. Signed-off-by: NAnilKumar Ch <anilkumar@ti.com> Signed-off-by: NBenoit Cousson <b-cousson@ti.com>
-
由 AnilKumar Ch 提交于
Adds basic pinctrl device tree data for AM33XX family of devices. This patch is based on the pinctrl-single driver. Signed-off-by: NAnilKumar Ch <anilkumar@ti.com> Signed-off-by: NBenoit Cousson <b-cousson@ti.com>
-
由 AnilKumar Ch 提交于
Add DT OPP table for AM33XX family of devices. This data is decoded by OF with of_init_opp_table() helper function. Also adds cpu0 supply name to the corresponding dts files. cpu0-supply name is used by cpufreq-cpu0 driver to get the regulator pointer for voltage modifications. Signed-off-by: NAnilKumar Ch <anilkumar@ti.com> Signed-off-by: NBenoit Cousson <b-cousson@ti.com>
-
- 08 9月, 2012 2 次提交
-
-
由 Vaibhav Hiremath 提交于
The device/node resources (like, IORESOURCE_MEM and IORESOURCE_IRQ) are overwritten by hwmod resources, due to all known reasons but that should not be the reason for not providing all the information in the DTS blob. Ideally we should use DTS resource and use HWMOD framework wherever required and for only specific things. Newer platforms like, OMAP5 and AM33XX, we only support DT boot mode, so this patch is preparation for the future where we supposed to get rid of hwmod dependency anyway. Signed-off-by: NVaibhav Hiremath <hvaibhav@ti.com> Cc: Tony Lindgren <tony@atomide.com> Signed-off-by: NBenoit Cousson <b-cousson@ti.com>
-
由 Vaibhav Hiremath 提交于
To make it consistent, convert all hex number presentation to lower-case from all am33xx specific nodes. Signed-off-by: NVaibhav Hiremath <hvaibhav@ti.com> Cc: Tony Lindgren <tony@atomide.com> Signed-off-by: NBenoit Cousson <b-cousson@ti.com>
-
- 25 8月, 2012 1 次提交
-
-
由 Vaibhav Hiremath 提交于
Ideally in common SoC dtsi file should set all modules to "disabled" state and it should get enabled in respective EVM/Board dts file as per usage. This patch sets default status of all modules to "disabled" state in am33xx.dtsi file. Currently there are no modules supported as part of Bone and EVM dts support, so care to add entry "status = "okay"" while adding support for any module. Signed-off-by: NVaibhav Hiremath <hvaibhav@ti.com> Acked-by: NArnd Bergmann <arnd@arndb.de> Cc: Benoit Cousson <b-cousson@ti.com> Cc: Grant Likely <grant.likely@secretlab.ca> Signed-off-by: NTony Lindgren <tony@atomide.com>
-