- 16 2月, 2018 3 次提交
-
-
由 Sylwester Nawrocki 提交于
This patch updates the sound node of the exynos5433-tm2 board and adds clock tree configuration in order to support HDMI sound. Signed-off-by: NSylwester Nawrocki <s.nawrocki@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Sylwester Nawrocki 提交于
The i2s0 node name is changed to a more generic "i2s" and missing (optional) properties are added. The #sound-dai-cells property is required for HDMI audio support on TM2 board. Signed-off-by: NSylwester Nawrocki <s.nawrocki@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Sylwester Nawrocki 提交于
Add DT node for the second I2S controller available on Exynos 5433 SoC. Signed-off-by: NSylwester Nawrocki <s.nawrocki@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
- 04 1月, 2018 3 次提交
-
-
由 Krzysztof Kozlowski 提交于
Replace GPL v2.0 license statements with SPDX license identifiers. Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Krzysztof Kozlowski 提交于
Fix typo in unit address of MSCL clock controller (the reg entry is correct) of Exynso5433. Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org> Reviewed-by: NChanwoo Choi <cw00.choi@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Krzysztof Kozlowski 提交于
Convert all hex addresses in node unit addresses to lower case to fix warnings like: arch/arm64/boot/dts/exynos/exynos5433-tm2e.dtb: Warning (simple_bus_reg): Node /soc/video-scaler@13C00000 simple-bus unit address format error, expected "13c00000" Conversion was done using sed: $ sed -e 's/@\([a-zA-Z0-9_-]*\) {/@\L\1 {/' -i arch/arm64/boot/dts/exynos/*.dts* Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org> Reviewed-by: NChanwoo Choi <cw00.choi@samsung.com>
-
- 02 12月, 2017 7 次提交
-
-
由 Marek Szyprowski 提交于
This patch adds support for G2D, G3D, CAM0, CAM1, ISP, HVEC power domains to Exynos5433 SoCs. Currently only clock controllers for those domains are defined. CAM1 is a parent of CAM0 power domain and CAM0 is a parent of ISP power domain. Signed-off-by: NMarek Szyprowski <m.szyprowski@samsung.com> Reviewed-by: NChanwoo Choi <cw00.choi@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Marek Szyprowski 提交于
This patch adds support for AUD power domain to Exynos5433 SoCs, which contains following devices: a clock controller, a pin controller, LPASS module, I2S controller, ADMA PL330 engine and UART #3 device. Signed-off-by: NMarek Szyprowski <m.szyprowski@samsung.com> Reviewed-by: NChanwoo Choi <cw00.choi@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Marek Szyprowski 提交于
This patch adds support for MFC power domain to Exynos 5433 SoCs, which contains following devices: a clock controller, MFC codec device and its SYSMMUs. Signed-off-by: NMarek Szyprowski <m.szyprowski@samsung.com> Reviewed-by: NChanwoo Choi <cw00.choi@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Marek Szyprowski 提交于
This patch adds support for MSCL power domain to Exynos 5433 SoCs, which contains following devices: a clock controller, JPEG codec device and its SYSMMU. Signed-off-by: NMarek Szyprowski <m.szyprowski@samsung.com> Reviewed-by: NChanwoo Choi <cw00.choi@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Marek Szyprowski 提交于
This patch adds support for DISP power domain to Exynos 5433 SoCs, which contains following devices: a clock controller, two display controllers (DECON and DECON TV), their SYSMMUs, MIC, DSI and HDMI video devices. Signed-off-by: NMarek Szyprowski <m.szyprowski@samsung.com> Reviewed-by: NChanwoo Choi <cw00.choi@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Marek Szyprowski 提交于
This patch adds support for GSCL power domain to Exynos 5433 SoCs, which contains following devices: a clock controller, three GSCL video scalers and their SYSMMUs. Signed-off-by: NMarek Szyprowski <m.szyprowski@samsung.com> Reviewed-by: NChanwoo Choi <cw00.choi@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Marek Szyprowski 提交于
Enable support for ARM Performance Monitoring Units available in Cortex-A53 and Cortex-A57 CPU cores for Exynos5433 SoCs. Signed-off-by: NMarek Szyprowski <m.szyprowski@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
- 18 7月, 2017 1 次提交
-
-
由 Dongwoo Lee 提交于
Exynos5433 has two usb 3.0 controllers: usbhost and usbdrd. usbhost is host-only controller whereas usbdrd supports both peripheral and host mode. "drd" means dual-role device, so usbhost cannot be labeled with the name containing "drd". However, the label usbdrd_dwc3_0 was used for usbhost's dwc3 node. It seems it obviously fault because TM2 and TM2E doesn't use usbhost but dr_mode property is assigned to it. This patch assigns the proper label for two dwc3 nodes. Signed-off-by: NDongwoo Lee <dwoo08.lee@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
- 25 4月, 2017 1 次提交
-
-
由 Viresh Kumar 提交于
Compiling the DT file with W=1, DTC warns like follows: Warning (unit_address_vs_reg): Node /opp_table0/opp@1000000000 has a unit name, but no reg property Fix this by replacing '@' with '-' as the OPP nodes will never have a "reg" property. Reported-by: NKrzysztof Kozlowski <krzk@kernel.org> Reported-by: NMasahiro Yamada <yamada.masahiro@socionext.com> Suggested-by: NMark Rutland <mark.rutland@arm.com> Signed-off-by: NViresh Kumar <viresh.kumar@linaro.org> Reviewed-by: NChanwoo Choi <cw00.choi@samsung.com> Reviewed-by: NKrzysztof Kozlowski <krzk@kernel.org> Acked-by: NRob Herring <robh@kernel.org> [k.kozlowski: Split patch per ARM and ARM64] Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
- 27 1月, 2017 1 次提交
-
-
由 Marek Szyprowski 提交于
Exynos5433 LPASS module requires some clocks for proper operation with power domain. Signed-off-by: NMarek Szyprowski <m.szyprowski@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
- 19 1月, 2017 1 次提交
-
-
由 Javier Martinez Canillas 提交于
The "samsung,exynos5433-mipi-video-phy" and "samsung,exynos5250-dwusb3" DT bindings don't specify a reg property for these nodes, so having a unit name leads to the following DTC warnings: Node /soc/video-phy@105c0710 has a unit name, but no reg property Node /soc/usb@15400000 has a unit name, but no reg property Node /soc/usb@15a00000 has a unit name, but no reg property Signed-off-by: NJavier Martinez Canillas <javier@osg.samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
- 12 1月, 2017 2 次提交
-
-
由 Andrzej Hajda 提交于
HDMI converts RGB/I80 signal from DECON_TV to HDMI/TMDS video stream. Signed-off-by: NAndrzej Hajda <a.hajda@samsung.com> Reviewed-by: NJavier Martinez Canillas <javier@osg.samsung.com> Reviewed-by: NChanwoo Choi <cw00.choi@samsung.com> Tested-by: NHoegeun Kwon <hoegeun.kwon@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Andrzej Hajda 提交于
DECON_TV is 2nd display controller on Exynos5433, used in HDMI path or 2nd DSI path. Signed-off-by: NAndrzej Hajda <a.hajda@samsung.com> Reviewed-by: NJavier Martinez Canillas <javier@osg.samsung.com> Reviewed-by: NChanwoo Choi <cw00.choi@samsung.com> Tested-by: NHoegeun Kwon <hoegeun.kwon@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
- 11 1月, 2017 1 次提交
-
-
由 Andrzej Hajda 提交于
Address should not contain 0x prefix. Signed-off-by: NAndrzej Hajda <a.hajda@samsung.com> Reviewed-by: NAndi Shyti <andi.shyti@samsung.com> Reviewed-by: NJavier Martinez Canillas <javier@osg.samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
- 10 1月, 2017 1 次提交
-
-
由 Masahiro Yamada 提交于
Tree-wide replacement was done by commit 2ef7d5f3 ("ARM, ARM64: dts: drop "arm,amba-bus" in favor of "simple-bus"), then the 2nd round by commit 15b7cc78 ("arm64: dts: drop "arm,amba-bus" in favor of "simple-bus" part 2"). Here, some new users have appeared for Linux v4.10-rc1. Eliminate them now. Signed-off-by: NMasahiro Yamada <yamada.masahiro@socionext.com> Signed-off-by: NOlof Johansson <olof@lixom.net>
-
- 03 1月, 2017 2 次提交
-
-
由 Chanwoo Choi 提交于
This patch adds the AMBA AXI bus nodes using VDD_INT for Exynos5433 SoC. Following list specify the detailed correlation between sub-block and clock: - CLK_ACLK_G2D_{400|266} : Bus clock for G2D (2D graphic engine) - CLK_ACLK_MSCL_400 : Bus clock for MSCL (Memory to memory Scaler) - CLK_ACLK_GSCL_333 : Bus clock for GSCL (General Scaler) - CLK_SCLK_JPEG_MSCL : Bus clock for JPEG - CLK_ACLK_MFC_400 : Bus clock for MFC (Multi Format Codec) - CLK_ACLK_HEVC_400 : Bus clock for HEVC (High Efficient Video Codec) - CLK_ACLK_BUS0_400 : NoC's (Network On Chip) bus clock for PERIC/PERIS/FSYS/MSCL - CLK_ACLK_BUS1_400 : NoC's bus clock for MFC/HEVC/G3D - CLK_ACLK_BUS2_400 : NoC's bus clock for GSCL/DISP/G2D/CAM0/CAM1/ISP Signed-off-by: NChanwoo Choi <cw00.choi@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Chanwoo Choi 提交于
This patch adds PPMU (Platform Performance Monitoring Unit) Device-tree node to measure the utilization of each IP in Exynos SoC. - PPMU_D{0|1}_CPU are used to measure the utilization of MIF (Memory Interface) block with VDD_MIF power source. - PPMU_D{0|1}_GENERAL are used to measure the utilization of INT(Internal) block with VDD_INT power source. Signed-off-by: NChanwoo Choi <cw00.choi@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
- 18 11月, 2016 7 次提交
-
-
由 Marek Szyprowski 提交于
This patch adds device nodes for MFC video codec device to Exynos5433 SoC dtsi and proper initial clock configuration to TM2 dts. Signed-off-by: NMarek Szyprowski <m.szyprowski@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Marek Szyprowski 提交于
This patch adds device nodes for JPEG codec device to Exynos5433 SoC dtsi and proper initial clock configuration to TM2 dts. Signed-off-by: NMarek Szyprowski <m.szyprowski@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Marek Szyprowski 提交于
This patch adds device nodes for GScaler devices to Exynos5433 SoC dtsi and proper initial clock configuration to TM2 dts. Signed-off-by: NMarek Szyprowski <m.szyprowski@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Marek Szyprowski 提交于
Move initial FSYS CMU (related to USB 3.0 devices) clocks configuration from generic exynos5433.dtsi file to exynos5433-tm2.dts, as this is a board specific item. Signed-off-by: NMarek Szyprowski <m.szyprowski@samsung.com> Reviewed-by: NSylwester Nawrocki <s.nawrocki@samsung.com> Reviewed-by: NChanwoo Choi <cw00.choi@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Marek Szyprowski 提交于
Audio PLL and oscillator clocks are proper parent clocks for AUD CMU. They are not visible as such on first glance on Exynos5433 SoC docs, but they are needed for this CMU to operate properly. Signed-off-by: NMarek Szyprowski <m.szyprowski@samsung.com> Reviewed-by: NSylwester Nawrocki <s.nawrocki@samsung.com> Reviewed-by: NChanwoo Choi <cw00.choi@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Marek Szyprowski 提交于
This patch corrects FSYS CMU parent clocks specified in clock controller node to let improved Exynos5433 clocks driver to control proper clocks on FSYS<->TOP CMU boundary. Signed-off-by: NMarek Szyprowski <m.szyprowski@samsung.com> Reviewed-by: NSylwester Nawrocki <s.nawrocki@samsung.com> Reviewed-by: NChanwoo Choi <cw00.choi@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
由 Marek Szyprowski 提交于
Interrupt of type IRQ_TYPE_NONE is not allowed for GIC interrupts. The GIC requires shared interrupts to be edge rising or level high. Platform declares support for both. Set all interrupts type to level high, as this works fine - tested on Exynos5433-based TM2 board. Signed-off-by: NMarek Szyprowski <m.szyprowski@samsung.com> Reviewed-by: NChanwoo Choi <cw00.choi@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-
- 04 11月, 2016 1 次提交
-
-
由 Chanwoo Choi 提交于
This patch adds new Exynos5433 dtsi to support 64-bit Exynos5433 SoC based on Octa-core CPUs (quad Cortex-A57 and quad Cortex-A53). Exynos5433 supports PSCI (Power State Coordination Interface) v0.1. This patch includes following Device Tree nodes to support Exynos5433 SoC: 1. Octa cores for big.LITTLE architecture - Cortex-A53 LITTLE Quad-core - Cortex-A57 big Quad-core - Supporting PSCI v0.1 2. Clock controller nodes - CMU_TOP : clocks for IMEM/FSYS/G3D/GSCL/HEVC/MSCL/G2D/MFC/PERIC/PERIS - CMU_CPIF : clocks for LLI (Low Latency Interface) - CMU_MIF : clocks for DRAM Memory Controller - CMU_PERIC : clocks for UART/I2C/SPI/I2S/PCM/SPDIF/PWM/SLIMBUS - CMU_PERIS : clocks for PMU/TMU/MCT/WDT/RTC/SECKEY/TZPC - CMU_FSYS : clocks for USB/UFS/SDMMC/TSI/PDMA - CMU_G2D : clocks for G2D/MDMA - CMU_DISP : clocks for DECON/HDMI/DSIM/MIXER - CMU_AUD : clocks for Cortex-A5/BUS/AUDIO - CMU_BUS{0|1|2} : clocks for global data buses and global peripheral buses - CMU_G3D : clocks for 3D Graphics Engine - CMU_GSCL : clocks for GSCALER - CMU_APOLLO: clocks for Cortex-A53 Quad-core processor. - CMU_ATLAS : clocks for Cortex-A57 Quad-core processor, CoreSight and L2 cache controller. - CMU_MSCL : clocks for M2M (Memory to Memory) scaler and JPEG IPs. - CMU_MFC : clocks for MFC (Multi-Format Codec) IP. - CMU_HEVC : clocks for HEVC(High Efficiency Video Codec) decoder IP. - CMU_ISP : clocks for FIMC-ISP/DRC/SCLC/DIS/3DNR IPs. - CMU_CAM0 : clocks for MIPI_CSIS{0|1}/FIMC_LITE_{A|B|D}/FIMC_3AA{0|1} IPs. - CMU_CAM1 : clocks for COrtex-A5/MIPI_CSIS2/FIMC_LITE_C/FIMC-FD IPs. 3. Pinctrl nodes for GPIO - alive/aud/cpif/ese/finger/fsys/imem/nfc/peric/touch pad 4. Timers - ARM architecture timer (armv8-timer) - MCT (Multi Core Timer) timer 5. Interrupt controller (GIC-400) 6. BUS devices - HS-I2C (High-Speed I2C) device - SPI (Serial Peripheral Interface) device 7. Sound devices - I2S bus - LPASS (Low Power Audio Subsystem) 8. Power management devices - CPUFREQ for for Cortex-A53/A57 - TMU (Thermal Management Unit) for Cortex-A53/A57, G3D, ISP 9. Display controller devices - DECON (Display and enhancement controller) for panel output - DSI (Display Serial Interface) - MIC (Mobile Image Compressor) 10. USB - USB 3.0 DRD (Dual Role Device) controller - USB 3.0 Host controller 11. Storage devices - MSHC (Mobile Storage Host Controller) 12. Misc devices - UART devices - ADC (Analog Digital Converter) - PWM (Pulse Width Modulation) - ADMA (Advanced DMA) and PDMA (Peripheral DMA) Signed-off-by: NChanwoo Choi <cw00.choi@samsung.com> Signed-off-by: NJaehoon Chung <jh80.chung@samsung.com> Signed-off-by: NSeung-Woo Kim <sw0312.kim@samsung.com> Signed-off-by: NJoonyoung Shim <jy0922.shim@samsung.com> Signed-off-by: NInki Dae <inki.dae@samsung.com> Signed-off-by: NJonghwa Lee <jonghwa3.lee@samsung.com> Signed-off-by: NBeomho Seo <beomho.seo@samsung.com> Signed-off-by: NJaewon Kim <jaewon02.kim@samsung.com> Signed-off-by: NHyungwon Hwang <human.hwang@samsung.com> Signed-off-by: NInha Song <ideal.song@samsung.com> Signed-off-by: NIngi kim <ingi2.kim@samsung.com> Signed-off-by: NMarek Szyprowski <m.szyprowski@samsung.com> Signed-off-by: NAndrzej Hajda <a.hajda@samsung.com> Signed-off-by: NSylwester Nawrocki <s.nawrocki@samsung.com> Reviewed-by: NJavier Martinez Canillas <javier@osg.samsung.com> Tested-by: NAndi Shyti <andi.shyti@samsung.com> Signed-off-by: NKrzysztof Kozlowski <krzk@kernel.org>
-