i82875p_edac.c 15.2 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
/*
 * Intel D82875P Memory Controller kernel module
 * (C) 2003 Linux Networx (http://lnxi.com)
 * This file may be distributed under the terms of the
 * GNU General Public License.
 *
 * Written by Thayne Harbaugh
 * Contributors:
 *	Wang Zhenyu at intel.com
 *
 * $Id: edac_i82875p.c,v 1.5.2.11 2005/10/05 00:43:44 dsp_llnl Exp $
 *
 * Note: E7210 appears same as D82875P - zhenyu.z.wang at intel.com
 */

#include <linux/module.h>
#include <linux/init.h>
#include <linux/pci.h>
#include <linux/pci_ids.h>
20
#include <linux/edac.h>
21
#include "edac_core.h"
22

M
Michal Marek 已提交
23
#define I82875P_REVISION	" Ver: 2.0.2"
24
#define EDAC_MOD_STR		"i82875p_edac"
25

D
Dave Peterson 已提交
26
#define i82875p_printk(level, fmt, arg...) \
D
Dave Peterson 已提交
27
	edac_printk(level, "i82875p", fmt, ##arg)
D
Dave Peterson 已提交
28 29

#define i82875p_mc_printk(mci, level, fmt, arg...) \
D
Dave Peterson 已提交
30
	edac_mc_chipset_printk(mci, level, "i82875p", fmt, ##arg)
D
Dave Peterson 已提交
31

32 33 34 35 36 37 38 39 40
#ifndef PCI_DEVICE_ID_INTEL_82875_0
#define PCI_DEVICE_ID_INTEL_82875_0	0x2578
#endif				/* PCI_DEVICE_ID_INTEL_82875_0 */

#ifndef PCI_DEVICE_ID_INTEL_82875_6
#define PCI_DEVICE_ID_INTEL_82875_6	0x257e
#endif				/* PCI_DEVICE_ID_INTEL_82875_6 */

/* four csrows in dual channel, eight in single channel */
41 42
#define I82875P_NR_DIMMS		8
#define I82875P_NR_CSROWS(nr_chans)	(I82875P_NR_DIMMS / (nr_chans))
43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160

/* Intel 82875p register addresses - device 0 function 0 - DRAM Controller */
#define I82875P_EAP		0x58	/* Error Address Pointer (32b)
					 *
					 * 31:12 block address
					 * 11:0  reserved
					 */

#define I82875P_DERRSYN		0x5c	/* DRAM Error Syndrome (8b)
					 *
					 *  7:0  DRAM ECC Syndrome
					 */

#define I82875P_DES		0x5d	/* DRAM Error Status (8b)
					 *
					 *  7:1  reserved
					 *  0    Error channel 0/1
					 */

#define I82875P_ERRSTS		0xc8	/* Error Status Register (16b)
					 *
					 * 15:10 reserved
					 *  9    non-DRAM lock error (ndlock)
					 *  8    Sftwr Generated SMI
					 *  7    ECC UE
					 *  6    reserved
					 *  5    MCH detects unimplemented cycle
					 *  4    AGP access outside GA
					 *  3    Invalid AGP access
					 *  2    Invalid GA translation table
					 *  1    Unsupported AGP command
					 *  0    ECC CE
					 */

#define I82875P_ERRCMD		0xca	/* Error Command (16b)
					 *
					 * 15:10 reserved
					 *  9    SERR on non-DRAM lock
					 *  8    SERR on ECC UE
					 *  7    SERR on ECC CE
					 *  6    target abort on high exception
					 *  5    detect unimplemented cyc
					 *  4    AGP access outside of GA
					 *  3    SERR on invalid AGP access
					 *  2    invalid translation table
					 *  1    SERR on unsupported AGP command
					 *  0    reserved
					 */

/* Intel 82875p register addresses - device 6 function 0 - DRAM Controller */
#define I82875P_PCICMD6		0x04	/* PCI Command Register (16b)
					 *
					 * 15:10 reserved
					 *  9    fast back-to-back - ro 0
					 *  8    SERR enable - ro 0
					 *  7    addr/data stepping - ro 0
					 *  6    parity err enable - ro 0
					 *  5    VGA palette snoop - ro 0
					 *  4    mem wr & invalidate - ro 0
					 *  3    special cycle - ro 0
					 *  2    bus master - ro 0
					 *  1    mem access dev6 - 0(dis),1(en)
					 *  0    IO access dev3 - 0(dis),1(en)
					 */

#define I82875P_BAR6		0x10	/* Mem Delays Base ADDR Reg (32b)
					 *
					 * 31:12 mem base addr [31:12]
					 * 11:4  address mask - ro 0
					 *  3    prefetchable - ro 0(non),1(pre)
					 *  2:1  mem type - ro 0
					 *  0    mem space - ro 0
					 */

/* Intel 82875p MMIO register space - device 0 function 0 - MMR space */

#define I82875P_DRB_SHIFT 26	/* 64MiB grain */
#define I82875P_DRB		0x00	/* DRAM Row Boundary (8b x 8)
					 *
					 *  7    reserved
					 *  6:0  64MiB row boundary addr
					 */

#define I82875P_DRA		0x10	/* DRAM Row Attribute (4b x 8)
					 *
					 *  7    reserved
					 *  6:4  row attr row 1
					 *  3    reserved
					 *  2:0  row attr row 0
					 *
					 * 000 =  4KiB
					 * 001 =  8KiB
					 * 010 = 16KiB
					 * 011 = 32KiB
					 */

#define I82875P_DRC		0x68	/* DRAM Controller Mode (32b)
					 *
					 * 31:30 reserved
					 * 29    init complete
					 * 28:23 reserved
					 * 22:21 nr chan 00=1,01=2
					 * 20    reserved
					 * 19:18 Data Integ Mode 00=none,01=ecc
					 * 17:11 reserved
					 * 10:8  refresh mode
					 *  7    reserved
					 *  6:4  mode select
					 *  3:2  reserved
					 *  1:0  DRAM type 01=DDR
					 */

enum i82875p_chips {
	I82875P = 0,
};

struct i82875p_pvt {
	struct pci_dev *ovrfl_pdev;
161
	void __iomem *ovrfl_window;
162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177
};

struct i82875p_dev_info {
	const char *ctl_name;
};

struct i82875p_error_info {
	u16 errsts;
	u32 eap;
	u8 des;
	u8 derrsyn;
	u16 errsts2;
};

static const struct i82875p_dev_info i82875p_devs[] = {
	[I82875P] = {
178
		.ctl_name = "i82875p"},
179 180
};

181
static struct pci_dev *mci_pdev;	/* init dev: in case that AGP code has
D
Dave Peterson 已提交
182 183 184
					 * already registered driver
					 */

185 186
static struct edac_pci_ctl_info *i82875p_pci;

D
Dave Peterson 已提交
187
static void i82875p_get_error_info(struct mem_ctl_info *mci,
188
				struct i82875p_error_info *info)
189
{
190 191
	struct pci_dev *pdev;

192
	pdev = to_pci_dev(mci->pdev);
193

194 195 196 197 198
	/*
	 * This is a mess because there is no atomic way to read all the
	 * registers at once and the registers can transition from CE being
	 * overwritten by UE.
	 */
199
	pci_read_config_word(pdev, I82875P_ERRSTS, &info->errsts);
200 201 202 203

	if (!(info->errsts & 0x0081))
		return;

204 205 206 207
	pci_read_config_dword(pdev, I82875P_EAP, &info->eap);
	pci_read_config_byte(pdev, I82875P_DES, &info->des);
	pci_read_config_byte(pdev, I82875P_DERRSYN, &info->derrsyn);
	pci_read_config_word(pdev, I82875P_ERRSTS, &info->errsts2);
208 209 210 211 212 213 214 215

	/*
	 * If the error is the same then we can for both reads then
	 * the first set of reads is valid.  If there is a change then
	 * there is a CE no info and the second set of reads is valid
	 * and should be UE info.
	 */
	if ((info->errsts ^ info->errsts2) & 0x0081) {
216 217
		pci_read_config_dword(pdev, I82875P_EAP, &info->eap);
		pci_read_config_byte(pdev, I82875P_DES, &info->des);
D
Dave Jiang 已提交
218
		pci_read_config_byte(pdev, I82875P_DERRSYN, &info->derrsyn);
219
	}
220 221

	pci_write_bits16(pdev, I82875P_ERRSTS, 0x0081, 0x0081);
222 223
}

D
Dave Peterson 已提交
224
static int i82875p_process_error_info(struct mem_ctl_info *mci,
225 226
				struct i82875p_error_info *info,
				int handle_errors)
227 228 229 230 231
{
	int row, multi_chan;

	multi_chan = mci->csrows[0].nr_channels - 1;

232
	if (!(info->errsts & 0x0081))
233 234 235 236 237 238
		return 0;

	if (!handle_errors)
		return 1;

	if ((info->errsts ^ info->errsts2) & 0x0081) {
239 240 241
		edac_mc_handle_error(HW_EVENT_ERR_UNCORRECTED, mci, 0, 0, 0,
				     -1, -1, -1,
				     "UE overwrote CE", "", NULL);
242 243 244 245 246 247 248
		info->errsts = info->errsts2;
	}

	info->eap >>= PAGE_SHIFT;
	row = edac_mc_find_csrow_by_page(mci, info->eap);

	if (info->errsts & 0x0080)
249 250 251 252
		edac_mc_handle_error(HW_EVENT_ERR_UNCORRECTED, mci,
				     info->eap, 0, 0,
				     row, -1, -1,
				     "i82875p UE", "", NULL);
253
	else
254 255 256 257
		edac_mc_handle_error(HW_EVENT_ERR_CORRECTED, mci,
				     info->eap, 0, info->derrsyn,
				     row, multi_chan ? (info->des & 0x1) : 0,
				     -1, "i82875p CE", "", NULL);
258 259 260 261 262 263 264 265

	return 1;
}

static void i82875p_check(struct mem_ctl_info *mci)
{
	struct i82875p_error_info info;

D
Dave Peterson 已提交
266
	debugf1("MC%d: %s()\n", mci->mc_idx, __func__);
267 268 269 270
	i82875p_get_error_info(mci, &info);
	i82875p_process_error_info(mci, &info, 1);
}

271 272
/* Return 0 on success or 1 on failure. */
static int i82875p_setup_overfl_dev(struct pci_dev *pdev,
273 274
				struct pci_dev **ovrfl_pdev,
				void __iomem **ovrfl_window)
275
{
276 277
	struct pci_dev *dev;
	void __iomem *window;
278
	int err;
279

280 281 282
	*ovrfl_pdev = NULL;
	*ovrfl_window = NULL;
	dev = pci_get_device(PCI_VEND_DEV(INTEL, 82875_6), NULL);
283

284 285
	if (dev == NULL) {
		/* Intel tells BIOS developers to hide device 6 which
286 287 288 289 290
		 * configures the overflow device access containing
		 * the DRBs - this is where we expose device 6.
		 * http://www.x86-secret.com/articles/tweak/pat/patsecrets-2.htm
		 */
		pci_write_bits8(pdev, 0xf4, 0x2, 0x2);
291
		dev = pci_scan_single_device(pdev->bus, PCI_DEVFN(6, 0));
D
Dave Peterson 已提交
292

293 294
		if (dev == NULL)
			return 1;
J
John Feeney 已提交
295

296 297 298 299 300 301
		err = pci_bus_add_device(dev);
		if (err) {
			i82875p_printk(KERN_ERR,
				"%s(): pci_bus_add_device() Failed\n",
				__func__);
		}
302
		pci_bus_assign_resources(dev->bus);
303
	}
D
Dave Peterson 已提交
304

305 306 307 308
	*ovrfl_pdev = dev;

	if (pci_enable_device(dev)) {
		i82875p_printk(KERN_ERR, "%s(): Failed to enable overflow "
309
			"device\n", __func__);
310
		return 1;
311 312
	}

313
	if (pci_request_regions(dev, pci_name(dev))) {
314
#ifdef CORRECT_BIOS
D
Dave Peterson 已提交
315
		goto fail0;
316 317
#endif
	}
D
Dave Peterson 已提交
318

319
	/* cache is irrelevant for PCI bus reads/writes */
320
	window = pci_ioremap_bar(dev, 0);
321
	if (window == NULL) {
D
Dave Peterson 已提交
322
		i82875p_printk(KERN_ERR, "%s(): Failed to ioremap bar6\n",
323
			__func__);
D
Dave Peterson 已提交
324
		goto fail1;
325 326
	}

327 328
	*ovrfl_window = window;
	return 0;
329

330
fail1:
331
	pci_release_regions(dev);
332

333
#ifdef CORRECT_BIOS
334
fail0:
335 336 337 338 339
	pci_disable_device(dev);
#endif
	/* NOTE: the ovrfl proc entry and pci_dev are intentionally left */
	return 1;
}
340

341 342 343 344 345
/* Return 1 if dual channel mode is active.  Else return 0. */
static inline int dual_channel_active(u32 drc)
{
	return (drc >> 21) & 0x1;
}
346

347
static void i82875p_init_csrows(struct mem_ctl_info *mci,
D
Dave Jiang 已提交
348 349
				struct pci_dev *pdev,
				void __iomem * ovrfl_window, u32 drc)
350 351
{
	struct csrow_info *csrow;
352 353
	struct dimm_info *dimm;
	unsigned nr_chans = dual_channel_active(drc) + 1;
354 355
	unsigned long last_cumul_size;
	u8 value;
D
Dave Jiang 已提交
356
	u32 drc_ddim;		/* DRAM Data Integrity Mode 0=none,2=edac */
357
	u32 cumul_size, nr_pages;
358
	int index, j;
359 360 361 362 363

	drc_ddim = (drc >> 18) & 0x1;
	last_cumul_size = 0;

	/* The dram row boundary (DRB) reg values are boundary address
364 365 366 367
	 * for each DRAM row with a granularity of 32 or 64MB (single/dual
	 * channel operation).  DRB regs are cumulative; therefore DRB7 will
	 * contain the total memory contained in all eight rows.
	 */
368 369 370

	for (index = 0; index < mci->nr_csrows; index++) {
		csrow = &mci->csrows[index];
371 372 373

		value = readb(ovrfl_window + I82875P_DRB + index);
		cumul_size = value << (I82875P_DRB_SHIFT - PAGE_SHIFT);
D
Dave Peterson 已提交
374 375
		debugf3("%s(): (%d) cumul_size 0x%x\n", __func__, index,
			cumul_size);
376 377 378 379 380
		if (cumul_size == last_cumul_size)
			continue;	/* not populated */

		csrow->first_page = last_cumul_size;
		csrow->last_page = cumul_size - 1;
381
		nr_pages = cumul_size - last_cumul_size;
382
		last_cumul_size = cumul_size;
383 384 385 386

		for (j = 0; j < nr_chans; j++) {
			dimm = csrow->channels[j].dimm;

387
			dimm->nr_pages = nr_pages / nr_chans;
388 389 390 391 392
			dimm->grain = 1 << 12;	/* I82875P_EAP has 4KiB reolution */
			dimm->mtype = MEM_DDR;
			dimm->dtype = DEV_UNKNOWN;
			dimm->edac_mode = drc_ddim ? EDAC_SECDED : EDAC_NONE;
		}
393
	}
394 395 396 397 398 399
}

static int i82875p_probe1(struct pci_dev *pdev, int dev_idx)
{
	int rc = -ENODEV;
	struct mem_ctl_info *mci;
400
	struct edac_mc_layer layers[2];
401 402 403 404 405 406
	struct i82875p_pvt *pvt;
	struct pci_dev *ovrfl_pdev;
	void __iomem *ovrfl_window;
	u32 drc;
	u32 nr_chans;
	struct i82875p_error_info discard;
407

408
	debugf0("%s()\n", __func__);
409

410 411 412 413 414 415 416
	ovrfl_pdev = pci_get_device(PCI_VEND_DEV(INTEL, 82875_6), NULL);

	if (i82875p_setup_overfl_dev(pdev, &ovrfl_pdev, &ovrfl_window))
		return -ENODEV;
	drc = readl(ovrfl_window + I82875P_DRC);
	nr_chans = dual_channel_active(drc) + 1;

417 418 419 420 421 422
	layers[0].type = EDAC_MC_LAYER_CHIP_SELECT;
	layers[0].size = I82875P_NR_CSROWS(nr_chans);
	layers[0].is_virt_csrow = true;
	layers[1].type = EDAC_MC_LAYER_CHANNEL;
	layers[1].size = nr_chans;
	layers[1].is_virt_csrow = false;
423
	mci = edac_mc_alloc(0, ARRAY_SIZE(layers), layers, sizeof(*pvt));
424 425 426 427 428
	if (!mci) {
		rc = -ENOMEM;
		goto fail0;
	}

J
Jarkko Lavinen 已提交
429 430 431
	/* Keeps mci available after edac_mc_del_mc() till edac_mc_free() */
	kobject_get(&mci->edac_mci_kobj);

432
	debugf3("%s(): init mci\n", __func__);
433
	mci->pdev = &pdev->dev;
434 435 436 437 438 439
	mci->mtype_cap = MEM_FLAG_DDR;
	mci->edac_ctl_cap = EDAC_FLAG_NONE | EDAC_FLAG_SECDED;
	mci->edac_cap = EDAC_FLAG_UNKNOWN;
	mci->mod_name = EDAC_MOD_STR;
	mci->mod_ver = I82875P_REVISION;
	mci->ctl_name = i82875p_devs[dev_idx].ctl_name;
440
	mci->dev_name = pci_name(pdev);
441 442 443
	mci->edac_check = i82875p_check;
	mci->ctl_page_to_phys = NULL;
	debugf3("%s(): init pvt\n", __func__);
D
Dave Jiang 已提交
444
	pvt = (struct i82875p_pvt *)mci->pvt_info;
445 446 447
	pvt->ovrfl_pdev = ovrfl_pdev;
	pvt->ovrfl_window = ovrfl_window;
	i82875p_init_csrows(mci, pdev, ovrfl_window, drc);
D
Dave Jiang 已提交
448
	i82875p_get_error_info(mci, &discard);	/* clear counters */
449

450 451 452
	/* Here we assume that we will never see multiple instances of this
	 * type of memory controller.  The ID is therefore hardcoded to 0.
	 */
453
	if (edac_mc_add_mc(mci)) {
D
Dave Peterson 已提交
454
		debugf3("%s(): failed edac_mc_add_mc()\n", __func__);
455
		goto fail1;
456 457
	}

458 459 460 461 462 463 464 465 466 467 468
	/* allocating generic PCI control info */
	i82875p_pci = edac_pci_create_generic_ctl(&pdev->dev, EDAC_MOD_STR);
	if (!i82875p_pci) {
		printk(KERN_WARNING
			"%s(): Unable to create PCI control\n",
			__func__);
		printk(KERN_WARNING
			"%s(): PCI error report via EDAC not setup\n",
			__func__);
	}

469
	/* get this far and it's successful */
D
Dave Peterson 已提交
470
	debugf3("%s(): success\n", __func__);
471 472
	return 0;

473
fail1:
J
Jarkko Lavinen 已提交
474
	kobject_put(&mci->edac_mci_kobj);
D
Dave Peterson 已提交
475
	edac_mc_free(mci);
476

477
fail0:
D
Dave Peterson 已提交
478 479
	iounmap(ovrfl_window);
	pci_release_regions(ovrfl_pdev);
480

D
Dave Peterson 已提交
481
	pci_disable_device(ovrfl_pdev);
482 483 484 485 486 487
	/* NOTE: the ovrfl proc entry and pci_dev are intentionally left */
	return rc;
}

/* returns count (>= 0), or negative on error */
static int __devinit i82875p_init_one(struct pci_dev *pdev,
488
				const struct pci_device_id *ent)
489 490 491
{
	int rc;

D
Dave Peterson 已提交
492 493
	debugf0("%s()\n", __func__);
	i82875p_printk(KERN_INFO, "i82875p init one\n");
D
Dave Peterson 已提交
494 495

	if (pci_enable_device(pdev) < 0)
496
		return -EIO;
D
Dave Peterson 已提交
497

498
	rc = i82875p_probe1(pdev, ent->driver_data);
D
Dave Peterson 已提交
499

500 501
	if (mci_pdev == NULL)
		mci_pdev = pci_dev_get(pdev);
D
Dave Peterson 已提交
502

503 504 505 506 507 508 509 510
	return rc;
}

static void __devexit i82875p_remove_one(struct pci_dev *pdev)
{
	struct mem_ctl_info *mci;
	struct i82875p_pvt *pvt = NULL;

D
Dave Peterson 已提交
511
	debugf0("%s()\n", __func__);
512

513 514 515
	if (i82875p_pci)
		edac_pci_release_generic_ctl(i82875p_pci);

516
	if ((mci = edac_mc_del_mc(&pdev->dev)) == NULL)
517 518
		return;

D
Dave Jiang 已提交
519
	pvt = (struct i82875p_pvt *)mci->pvt_info;
D
Dave Peterson 已提交
520

521 522 523 524 525 526 527 528 529 530 531 532 533 534
	if (pvt->ovrfl_window)
		iounmap(pvt->ovrfl_window);

	if (pvt->ovrfl_pdev) {
#ifdef CORRECT_BIOS
		pci_release_regions(pvt->ovrfl_pdev);
#endif				/*CORRECT_BIOS */
		pci_disable_device(pvt->ovrfl_pdev);
		pci_dev_put(pvt->ovrfl_pdev);
	}

	edac_mc_free(mci);
}

535
static DEFINE_PCI_DEVICE_TABLE(i82875p_pci_tbl) = {
D
Dave Peterson 已提交
536
	{
D
Dave Jiang 已提交
537 538
	 PCI_VEND_DEV(INTEL, 82875_0), PCI_ANY_ID, PCI_ANY_ID, 0, 0,
	 I82875P},
D
Dave Peterson 已提交
539
	{
D
Dave Jiang 已提交
540 541
	 0,
	 }			/* 0 terminated list. */
542 543 544 545 546
};

MODULE_DEVICE_TABLE(pci, i82875p_pci_tbl);

static struct pci_driver i82875p_driver = {
D
Dave Peterson 已提交
547
	.name = EDAC_MOD_STR,
548 549 550 551 552
	.probe = i82875p_init_one,
	.remove = __devexit_p(i82875p_remove_one),
	.id_table = i82875p_pci_tbl,
};

A
Alan Cox 已提交
553
static int __init i82875p_init(void)
554 555 556
{
	int pci_rc;

D
Dave Peterson 已提交
557
	debugf3("%s()\n", __func__);
558 559 560 561

       /* Ensure that the OPSTATE is set correctly for POLL or NMI */
       opstate_init();

562
	pci_rc = pci_register_driver(&i82875p_driver);
D
Dave Peterson 已提交
563

564
	if (pci_rc < 0)
D
Dave Peterson 已提交
565
		goto fail0;
D
Dave Peterson 已提交
566

567
	if (mci_pdev == NULL) {
D
Dave Peterson 已提交
568
		mci_pdev = pci_get_device(PCI_VENDOR_ID_INTEL,
569
					PCI_DEVICE_ID_INTEL_82875_0, NULL);
D
Dave Peterson 已提交
570

571 572
		if (!mci_pdev) {
			debugf0("875p pci_get_device fail\n");
D
Dave Peterson 已提交
573 574
			pci_rc = -ENODEV;
			goto fail1;
575
		}
D
Dave Peterson 已提交
576

577
		pci_rc = i82875p_init_one(mci_pdev, i82875p_pci_tbl);
D
Dave Peterson 已提交
578

579 580
		if (pci_rc < 0) {
			debugf0("875p init fail\n");
D
Dave Peterson 已提交
581 582
			pci_rc = -ENODEV;
			goto fail1;
583 584
		}
	}
D
Dave Peterson 已提交
585

586
	return 0;
D
Dave Peterson 已提交
587

588
fail1:
D
Dave Peterson 已提交
589 590
	pci_unregister_driver(&i82875p_driver);

591
fail0:
D
Dave Peterson 已提交
592 593 594 595
	if (mci_pdev != NULL)
		pci_dev_put(mci_pdev);

	return pci_rc;
596 597 598 599
}

static void __exit i82875p_exit(void)
{
D
Dave Peterson 已提交
600
	debugf3("%s()\n", __func__);
601

J
Jarkko Lavinen 已提交
602 603 604
	i82875p_remove_one(mci_pdev);
	pci_dev_put(mci_pdev);

605
	pci_unregister_driver(&i82875p_driver);
D
Dave Peterson 已提交
606

607 608 609 610 611 612 613 614
}

module_init(i82875p_init);
module_exit(i82875p_exit);

MODULE_LICENSE("GPL");
MODULE_AUTHOR("Linux Networx (http://lnxi.com) Thayne Harbaugh");
MODULE_DESCRIPTION("MC support for Intel 82875 memory hub controllers");
615 616 617

module_param(edac_op_state, int, 0444);
MODULE_PARM_DESC(edac_op_state, "EDAC Error Reporting state: 0=Poll,1=NMI");