imx6q.dtsi 12.9 KB
Newer Older
1 2 3 4 5 6 7 8 9 10

/*
 * Copyright 2013 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 */

11
#include "imx6qdl.dtsi"
12
#include "imx6q-pinfunc.h"
13 14 15 16 17 18 19 20

/ {
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			compatible = "arm,cortex-a9";
21
			device_type = "cpu";
22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42
			reg = <0>;
			next-level-cache = <&L2>;
			operating-points = <
				/* kHz    uV */
				1200000 1275000
				996000  1250000
				792000  1150000
				396000  950000
			>;
			clock-latency = <61036>; /* two CLK32 periods */
			clocks = <&clks 104>, <&clks 6>, <&clks 16>,
				 <&clks 17>, <&clks 170>;
			clock-names = "arm", "pll2_pfd2_396m", "step",
				      "pll1_sw", "pll1_sys";
			arm-supply = <&reg_arm>;
			pu-supply = <&reg_pu>;
			soc-supply = <&reg_soc>;
		};

		cpu@1 {
			compatible = "arm,cortex-a9";
43
			device_type = "cpu";
44 45 46 47 48 49
			reg = <1>;
			next-level-cache = <&L2>;
		};

		cpu@2 {
			compatible = "arm,cortex-a9";
50
			device_type = "cpu";
51 52 53 54 55 56
			reg = <2>;
			next-level-cache = <&L2>;
		};

		cpu@3 {
			compatible = "arm,cortex-a9";
57
			device_type = "cpu";
58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85
			reg = <3>;
			next-level-cache = <&L2>;
		};
	};

	soc {
		aips-bus@02000000 { /* AIPS1 */
			spba-bus@02000000 {
				ecspi5: ecspi@02018000 {
					#address-cells = <1>;
					#size-cells = <0>;
					compatible = "fsl,imx6q-ecspi", "fsl,imx51-ecspi";
					reg = <0x02018000 0x4000>;
					interrupts = <0 35 0x04>;
					clocks = <&clks 116>, <&clks 116>;
					clock-names = "ipg", "per";
					status = "disabled";
				};
			};

			iomuxc: iomuxc@020e0000 {
				compatible = "fsl,imx6q-iomuxc";
				reg = <0x020e0000 0x4000>;

				/* shared pinctrl settings */
				audmux {
					pinctrl_audmux_1: audmux-1 {
						fsl,pins = <
86 87 88 89
							MX6Q_PAD_SD2_DAT0__AUD4_RXD  0x80000000
							MX6Q_PAD_SD2_DAT3__AUD4_TXC  0x80000000
							MX6Q_PAD_SD2_DAT2__AUD4_TXD  0x80000000
							MX6Q_PAD_SD2_DAT1__AUD4_TXFS 0x80000000
90 91
						>;
					};
92 93 94 95 96 97 98 99 100

					pinctrl_audmux_2: audmux-2 {
						fsl,pins = <
							MX6Q_PAD_CSI0_DAT7__AUD3_RXD  0x80000000
							MX6Q_PAD_CSI0_DAT4__AUD3_TXC  0x80000000
							MX6Q_PAD_CSI0_DAT5__AUD3_TXD  0x80000000
							MX6Q_PAD_CSI0_DAT6__AUD3_TXFS 0x80000000
						>;
					};
101 102 103 104 105
				};

				ecspi1 {
					pinctrl_ecspi1_1: ecspi1grp-1 {
						fsl,pins = <
106 107 108
							MX6Q_PAD_EIM_D17__ECSPI1_MISO 0x100b1
							MX6Q_PAD_EIM_D18__ECSPI1_MOSI 0x100b1
							MX6Q_PAD_EIM_D16__ECSPI1_SCLK 0x100b1
109 110 111 112
						>;
					};
				};

113 114 115 116 117 118 119 120 121 122
				ecspi3 {
					pinctrl_ecspi3_1: ecspi3grp-1 {
						fsl,pins = <
							MX6Q_PAD_DISP0_DAT2__ECSPI3_MISO 0x100b1
							MX6Q_PAD_DISP0_DAT1__ECSPI3_MOSI 0x100b1
							MX6Q_PAD_DISP0_DAT0__ECSPI3_SCLK 0x100b1
						>;
					};
				};

123 124 125
				enet {
					pinctrl_enet_1: enetgrp-1 {
						fsl,pins = <
126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141
							MX6Q_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
							MX6Q_PAD_ENET_MDC__ENET_MDC         0x1b0b0
							MX6Q_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
							MX6Q_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
							MX6Q_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
							MX6Q_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
							MX6Q_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
							MX6Q_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
							MX6Q_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
							MX6Q_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
							MX6Q_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
							MX6Q_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
							MX6Q_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
							MX6Q_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
							MX6Q_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
							MX6Q_PAD_GPIO_16__ENET_REF_CLK      0x4001b0a8
142 143 144 145 146
						>;
					};

					pinctrl_enet_2: enetgrp-2 {
						fsl,pins = <
147 148 149 150 151 152 153 154 155 156 157 158 159 160 161
							MX6Q_PAD_KEY_COL1__ENET_MDIO        0x1b0b0
							MX6Q_PAD_KEY_COL2__ENET_MDC         0x1b0b0
							MX6Q_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
							MX6Q_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
							MX6Q_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
							MX6Q_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
							MX6Q_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
							MX6Q_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
							MX6Q_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
							MX6Q_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
							MX6Q_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
							MX6Q_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
							MX6Q_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
							MX6Q_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
							MX6Q_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
162 163
						>;
					};
164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184

					pinctrl_enet_3: enetgrp-3 {
						fsl,pins = <
							MX6Q_PAD_ENET_MDIO__ENET_MDIO       0x1b0b0
							MX6Q_PAD_ENET_MDC__ENET_MDC         0x1b0b0
							MX6Q_PAD_RGMII_TXC__RGMII_TXC       0x1b0b0
							MX6Q_PAD_RGMII_TD0__RGMII_TD0       0x1b0b0
							MX6Q_PAD_RGMII_TD1__RGMII_TD1       0x1b0b0
							MX6Q_PAD_RGMII_TD2__RGMII_TD2       0x1b0b0
							MX6Q_PAD_RGMII_TD3__RGMII_TD3       0x1b0b0
							MX6Q_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b0b0
							MX6Q_PAD_ENET_REF_CLK__ENET_TX_CLK  0x1b0b0
							MX6Q_PAD_RGMII_RXC__RGMII_RXC       0x1b0b0
							MX6Q_PAD_RGMII_RD0__RGMII_RD0       0x1b0b0
							MX6Q_PAD_RGMII_RD1__RGMII_RD1       0x1b0b0
							MX6Q_PAD_RGMII_RD2__RGMII_RD2       0x1b0b0
							MX6Q_PAD_RGMII_RD3__RGMII_RD3       0x1b0b0
							MX6Q_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x1b0b0
							MX6Q_PAD_ENET_TX_EN__ENET_TX_EN     0x1b0b0
						>;
					};
185 186 187 188 189
				};

				gpmi-nand {
					pinctrl_gpmi_nand_1: gpmi-nand-1 {
						fsl,pins = <
190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206
							MX6Q_PAD_NANDF_CLE__NAND_CLE     0xb0b1
							MX6Q_PAD_NANDF_ALE__NAND_ALE     0xb0b1
							MX6Q_PAD_NANDF_WP_B__NAND_WP_B   0xb0b1
							MX6Q_PAD_NANDF_RB0__NAND_READY_B 0xb000
							MX6Q_PAD_NANDF_CS0__NAND_CE0_B   0xb0b1
							MX6Q_PAD_NANDF_CS1__NAND_CE1_B   0xb0b1
							MX6Q_PAD_SD4_CMD__NAND_RE_B      0xb0b1
							MX6Q_PAD_SD4_CLK__NAND_WE_B      0xb0b1
							MX6Q_PAD_NANDF_D0__NAND_DATA00   0xb0b1
							MX6Q_PAD_NANDF_D1__NAND_DATA01   0xb0b1
							MX6Q_PAD_NANDF_D2__NAND_DATA02   0xb0b1
							MX6Q_PAD_NANDF_D3__NAND_DATA03   0xb0b1
							MX6Q_PAD_NANDF_D4__NAND_DATA04   0xb0b1
							MX6Q_PAD_NANDF_D5__NAND_DATA05   0xb0b1
							MX6Q_PAD_NANDF_D6__NAND_DATA06   0xb0b1
							MX6Q_PAD_NANDF_D7__NAND_DATA07   0xb0b1
							MX6Q_PAD_SD4_DAT0__NAND_DQS      0x00b1
207 208 209 210 211 212 213
						>;
					};
				};

				i2c1 {
					pinctrl_i2c1_1: i2c1grp-1 {
						fsl,pins = <
214 215
							MX6Q_PAD_EIM_D21__I2C1_SCL 0x4001b8b1
							MX6Q_PAD_EIM_D28__I2C1_SDA 0x4001b8b1
216 217
						>;
					};
218 219 220 221 222 223 224

					pinctrl_i2c1_2: i2c1grp-2 {
						fsl,pins = <
							MX6Q_PAD_CSI0_DAT8__I2C1_SDA 0x4001b8b1
							MX6Q_PAD_CSI0_DAT9__I2C1_SCL 0x4001b8b1
						>;
					};
225 226
				};

227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244
				i2c2 {
					pinctrl_i2c2_1: i2c2grp-1 {
						fsl,pins = <
							MX6Q_PAD_EIM_EB2__I2C2_SCL 0x4001b8b1
							MX6Q_PAD_EIM_D16__I2C2_SDA 0x4001b8b1
						>;
					};
				};

				i2c3 {
					pinctrl_i2c3_1: i2c3grp-1 {
						fsl,pins = <
							MX6Q_PAD_EIM_D17__I2C3_SCL 0x4001b8b1
							MX6Q_PAD_EIM_D18__I2C3_SDA 0x4001b8b1
						>;
					};
				};

245 246 247
				uart1 {
					pinctrl_uart1_1: uart1grp-1 {
						fsl,pins = <
248 249
							MX6Q_PAD_CSI0_DAT10__UART1_TX_DATA 0x1b0b1
							MX6Q_PAD_CSI0_DAT11__UART1_RX_DATA 0x1b0b1
250 251 252 253 254 255 256
						>;
					};
				};

				uart2 {
					pinctrl_uart2_1: uart2grp-1 {
						fsl,pins = <
257 258
							MX6Q_PAD_EIM_D26__UART2_TX_DATA 0x1b0b1
							MX6Q_PAD_EIM_D27__UART2_RX_DATA 0x1b0b1
259 260 261 262 263 264 265
						>;
					};
				};

				uart4 {
					pinctrl_uart4_1: uart4grp-1 {
						fsl,pins = <
266 267
							MX6Q_PAD_KEY_COL0__UART4_TX_DATA 0x1b0b1
							MX6Q_PAD_KEY_ROW0__UART4_RX_DATA 0x1b0b1
268 269 270 271 272 273 274
						>;
					};
				};

				usbotg {
					pinctrl_usbotg_1: usbotggrp-1 {
						fsl,pins = <
275
							MX6Q_PAD_GPIO_1__USB_OTG_ID 0x17059
276 277
						>;
					};
278 279

					pinctrl_usbotg_2: usbotggrp-2 {
280 281
						fsl,pins = <
							MX6Q_PAD_ENET_RX_ER__USB_OTG_ID 0x17059
282 283
						>;
					};
284 285 286 287 288
				};

				usdhc2 {
					pinctrl_usdhc2_1: usdhc2grp-1 {
						fsl,pins = <
289 290 291 292 293 294 295 296 297 298
							MX6Q_PAD_SD2_CMD__SD2_CMD    0x17059
							MX6Q_PAD_SD2_CLK__SD2_CLK    0x10059
							MX6Q_PAD_SD2_DAT0__SD2_DATA0 0x17059
							MX6Q_PAD_SD2_DAT1__SD2_DATA1 0x17059
							MX6Q_PAD_SD2_DAT2__SD2_DATA2 0x17059
							MX6Q_PAD_SD2_DAT3__SD2_DATA3 0x17059
							MX6Q_PAD_NANDF_D4__SD2_DATA4 0x17059
							MX6Q_PAD_NANDF_D5__SD2_DATA5 0x17059
							MX6Q_PAD_NANDF_D6__SD2_DATA6 0x17059
							MX6Q_PAD_NANDF_D7__SD2_DATA7 0x17059
299 300
						>;
					};
301 302 303 304 305 306 307 308 309 310 311

					pinctrl_usdhc2_2: usdhc2grp-2 {
						fsl,pins = <
							MX6Q_PAD_SD2_CMD__SD2_CMD    0x17059
							MX6Q_PAD_SD2_CLK__SD2_CLK    0x10059
							MX6Q_PAD_SD2_DAT0__SD2_DATA0 0x17059
							MX6Q_PAD_SD2_DAT1__SD2_DATA1 0x17059
							MX6Q_PAD_SD2_DAT2__SD2_DATA2 0x17059
							MX6Q_PAD_SD2_DAT3__SD2_DATA3 0x17059
						>;
					};
312 313 314 315 316
				};

				usdhc3 {
					pinctrl_usdhc3_1: usdhc3grp-1 {
						fsl,pins = <
317 318 319 320 321 322 323 324 325 326
							MX6Q_PAD_SD3_CMD__SD3_CMD    0x17059
							MX6Q_PAD_SD3_CLK__SD3_CLK    0x10059
							MX6Q_PAD_SD3_DAT0__SD3_DATA0 0x17059
							MX6Q_PAD_SD3_DAT1__SD3_DATA1 0x17059
							MX6Q_PAD_SD3_DAT2__SD3_DATA2 0x17059
							MX6Q_PAD_SD3_DAT3__SD3_DATA3 0x17059
							MX6Q_PAD_SD3_DAT4__SD3_DATA4 0x17059
							MX6Q_PAD_SD3_DAT5__SD3_DATA5 0x17059
							MX6Q_PAD_SD3_DAT6__SD3_DATA6 0x17059
							MX6Q_PAD_SD3_DAT7__SD3_DATA7 0x17059
327 328 329 330 331
						>;
					};

					pinctrl_usdhc3_2: usdhc3grp-2 {
						fsl,pins = <
332 333 334 335 336 337
							MX6Q_PAD_SD3_CMD__SD3_CMD    0x17059
							MX6Q_PAD_SD3_CLK__SD3_CLK    0x10059
							MX6Q_PAD_SD3_DAT0__SD3_DATA0 0x17059
							MX6Q_PAD_SD3_DAT1__SD3_DATA1 0x17059
							MX6Q_PAD_SD3_DAT2__SD3_DATA2 0x17059
							MX6Q_PAD_SD3_DAT3__SD3_DATA3 0x17059
338 339 340 341 342 343 344
						>;
					};
				};

				usdhc4 {
					pinctrl_usdhc4_1: usdhc4grp-1 {
						fsl,pins = <
345 346 347 348 349 350 351 352 353 354
							MX6Q_PAD_SD4_CMD__SD4_CMD    0x17059
							MX6Q_PAD_SD4_CLK__SD4_CLK    0x10059
							MX6Q_PAD_SD4_DAT0__SD4_DATA0 0x17059
							MX6Q_PAD_SD4_DAT1__SD4_DATA1 0x17059
							MX6Q_PAD_SD4_DAT2__SD4_DATA2 0x17059
							MX6Q_PAD_SD4_DAT3__SD4_DATA3 0x17059
							MX6Q_PAD_SD4_DAT4__SD4_DATA4 0x17059
							MX6Q_PAD_SD4_DAT5__SD4_DATA5 0x17059
							MX6Q_PAD_SD4_DAT6__SD4_DATA6 0x17059
							MX6Q_PAD_SD4_DAT7__SD4_DATA7 0x17059
355 356 357 358 359
						>;
					};

					pinctrl_usdhc4_2: usdhc4grp-2 {
						fsl,pins = <
360 361 362 363 364 365
							MX6Q_PAD_SD4_CMD__SD4_CMD    0x17059
							MX6Q_PAD_SD4_CLK__SD4_CLK    0x10059
							MX6Q_PAD_SD4_DAT0__SD4_DATA0 0x17059
							MX6Q_PAD_SD4_DAT1__SD4_DATA1 0x17059
							MX6Q_PAD_SD4_DAT2__SD4_DATA2 0x17059
							MX6Q_PAD_SD4_DAT3__SD4_DATA3 0x17059
366 367 368
						>;
					};
				};
369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427

				weim {
					pinctrl_weim_cs0_1: weim_cs0grp-1 {
						fsl,pins = <
							MX6Q_PAD_EIM_CS0__EIM_CS0_B   0xb0b1
						>;
					};

					pinctrl_weim_nor_1: weimnorgrp-1 {
						fsl,pins = <
							MX6Q_PAD_EIM_OE__EIM_OE_B     0xb0b1
							MX6Q_PAD_EIM_RW__EIM_RW       0xb0b1
							MX6Q_PAD_EIM_WAIT__EIM_WAIT_B 0xb060
							/* data */
							MX6Q_PAD_EIM_D16__EIM_DATA16 0x1b0b0
							MX6Q_PAD_EIM_D17__EIM_DATA17 0x1b0b0
							MX6Q_PAD_EIM_D18__EIM_DATA18 0x1b0b0
							MX6Q_PAD_EIM_D19__EIM_DATA19 0x1b0b0
							MX6Q_PAD_EIM_D20__EIM_DATA20 0x1b0b0
							MX6Q_PAD_EIM_D21__EIM_DATA21 0x1b0b0
							MX6Q_PAD_EIM_D22__EIM_DATA22 0x1b0b0
							MX6Q_PAD_EIM_D23__EIM_DATA23 0x1b0b0
							MX6Q_PAD_EIM_D24__EIM_DATA24 0x1b0b0
							MX6Q_PAD_EIM_D25__EIM_DATA25 0x1b0b0
							MX6Q_PAD_EIM_D26__EIM_DATA26 0x1b0b0
							MX6Q_PAD_EIM_D27__EIM_DATA27 0x1b0b0
							MX6Q_PAD_EIM_D28__EIM_DATA28 0x1b0b0
							MX6Q_PAD_EIM_D29__EIM_DATA29 0x1b0b0
							MX6Q_PAD_EIM_D30__EIM_DATA30 0x1b0b0
							MX6Q_PAD_EIM_D31__EIM_DATA31 0x1b0b0
							/* address */
							MX6Q_PAD_EIM_A23__EIM_ADDR23 0xb0b1
							MX6Q_PAD_EIM_A22__EIM_ADDR22 0xb0b1
							MX6Q_PAD_EIM_A21__EIM_ADDR21 0xb0b1
							MX6Q_PAD_EIM_A20__EIM_ADDR20 0xb0b1
							MX6Q_PAD_EIM_A19__EIM_ADDR19 0xb0b1
							MX6Q_PAD_EIM_A18__EIM_ADDR18 0xb0b1
							MX6Q_PAD_EIM_A17__EIM_ADDR17 0xb0b1
							MX6Q_PAD_EIM_A16__EIM_ADDR16 0xb0b1
							MX6Q_PAD_EIM_DA15__EIM_AD15  0xb0b1
							MX6Q_PAD_EIM_DA14__EIM_AD14  0xb0b1
							MX6Q_PAD_EIM_DA13__EIM_AD13  0xb0b1
							MX6Q_PAD_EIM_DA12__EIM_AD12  0xb0b1
							MX6Q_PAD_EIM_DA11__EIM_AD11  0xb0b1
							MX6Q_PAD_EIM_DA10__EIM_AD10  0xb0b1
							MX6Q_PAD_EIM_DA9__EIM_AD09   0xb0b1
							MX6Q_PAD_EIM_DA8__EIM_AD08   0xb0b1
							MX6Q_PAD_EIM_DA7__EIM_AD07   0xb0b1
							MX6Q_PAD_EIM_DA6__EIM_AD06   0xb0b1
							MX6Q_PAD_EIM_DA5__EIM_AD05   0xb0b1
							MX6Q_PAD_EIM_DA4__EIM_AD04   0xb0b1
							MX6Q_PAD_EIM_DA3__EIM_AD03   0xb0b1
							MX6Q_PAD_EIM_DA2__EIM_AD02   0xb0b1
							MX6Q_PAD_EIM_DA1__EIM_AD01   0xb0b1
							MX6Q_PAD_EIM_DA0__EIM_AD00   0xb0b1
						>;
					};

				};
428 429 430 431 432 433 434 435 436 437
			};
		};

		ipu2: ipu@02800000 {
			#crtc-cells = <1>;
			compatible = "fsl,imx6q-ipu";
			reg = <0x02800000 0x400000>;
			interrupts = <0 8 0x4 0 7 0x4>;
			clocks = <&clks 133>, <&clks 134>, <&clks 137>;
			clock-names = "bus", "di0", "di1";
438
			resets = <&src 4>;
439 440 441
		};
	};
};
442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458

&ldb {
	clocks = <&clks 33>, <&clks 34>,
		 <&clks 39>, <&clks 40>, <&clks 41>, <&clks 42>,
		 <&clks 135>, <&clks 136>;
	clock-names = "di0_pll", "di1_pll",
		      "di0_sel", "di1_sel", "di2_sel", "di3_sel",
		      "di0", "di1";

	lvds-channel@0 {
		crtcs = <&ipu1 0>, <&ipu1 1>, <&ipu2 0>, <&ipu2 1>;
	};

	lvds-channel@1 {
		crtcs = <&ipu1 0>, <&ipu1 1>, <&ipu2 0>, <&ipu2 1>;
	};
};