Kconfig 9.2 KB
Newer Older
1 2 3 4
#
# Processor families
#
config CPU_SH2
5
	select SH_WRITETHROUGH if !CPU_SH2A
6
	bool
7 8 9 10

config CPU_SH2A
	bool
	select CPU_SH2
11 12 13 14 15 16 17 18 19 20

config CPU_SH3
	bool
	select CPU_HAS_INTEVT
	select CPU_HAS_SR_RB

config CPU_SH4
	bool
	select CPU_HAS_INTEVT
	select CPU_HAS_SR_RB
21
	select CPU_HAS_PTEA if (!CPU_SUBTYPE_ST40 && !CPU_SH4A) || CPU_SHX2
22 23 24 25 26

config CPU_SH4A
	bool
	select CPU_SH4

27 28 29 30
config CPU_SH4AL_DSP
	bool
	select CPU_SH4A

31 32 33 34 35
config CPU_SUBTYPE_ST40
	bool
	select CPU_SH4
	select CPU_HAS_INTC2_IRQ

P
Paul Mundt 已提交
36 37 38
config CPU_SHX2
	bool

P
Paul Mundt 已提交
39 40 41
choice
	prompt "Processor sub-type selection"

42 43 44 45
#
# Processor subtypes
#

P
Paul Mundt 已提交
46
# SH-2 Processor Support
47 48 49 50 51

config CPU_SUBTYPE_SH7604
	bool "Support SH7604 processor"
	select CPU_SH2

52 53 54 55
config CPU_SUBTYPE_SH7619
	bool "Support SH7619 processor"
	select CPU_SH2

P
Paul Mundt 已提交
56
# SH-2A Processor Support
57 58 59 60 61

config CPU_SUBTYPE_SH7206
	bool "Support SH7206 processor"
	select CPU_SH2A

P
Paul Mundt 已提交
62
# SH-3 Processor Support
63 64 65 66 67 68 69 70

config CPU_SUBTYPE_SH7300
	bool "Support SH7300 processor"
	select CPU_SH3

config CPU_SUBTYPE_SH7705
	bool "Support SH7705 processor"
	select CPU_SH3
71
	select CPU_HAS_IPR_IRQ
72 73
	select CPU_HAS_PINT_IRQ

74 75 76
config CPU_SUBTYPE_SH7706
	bool "Support SH7706 processor"
	select CPU_SH3
T
Takashi YOSHII 已提交
77
	select CPU_HAS_IPR_IRQ
78 79 80
	help
	  Select SH7706 if you have a 133 Mhz SH-3 HD6417706 CPU.

81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97
config CPU_SUBTYPE_SH7707
	bool "Support SH7707 processor"
	select CPU_SH3
	select CPU_HAS_PINT_IRQ
	help
	  Select SH7707 if you have a  60 Mhz SH-3 HD6417707 CPU.

config CPU_SUBTYPE_SH7708
	bool "Support SH7708 processor"
	select CPU_SH3
	help
	  Select SH7708 if you have a  60 Mhz SH-3 HD6417708S or
	  if you have a 100 Mhz SH-3 HD6417708R CPU.

config CPU_SUBTYPE_SH7709
	bool "Support SH7709 processor"
	select CPU_SH3
T
Takashi YOSHII 已提交
98
	select CPU_HAS_IPR_IRQ
99 100 101 102
	select CPU_HAS_PINT_IRQ
	help
	  Select SH7709 if you have a  80 Mhz SH-3 HD6417709 CPU.

103 104 105
config CPU_SUBTYPE_SH7710
	bool "Support SH7710 processor"
	select CPU_SH3
106
	select CPU_HAS_IPR_IRQ
107 108 109
	help
	  Select SH7710 if you have a SH3-DSP SH7710 CPU.

110 111 112 113 114 115 116
config CPU_SUBTYPE_SH7712
	bool "Support SH7712 processor"
	select CPU_SH3
	select CPU_HAS_IPR_IRQ
	help
	  Select SH7712 if you have a SH3-DSP SH7712 CPU.

P
Paul Mundt 已提交
117
# SH-4 Processor Support
118 119 120 121

config CPU_SUBTYPE_SH7750
	bool "Support SH7750 processor"
	select CPU_SH4
122
	select CPU_HAS_IPR_IRQ
123 124 125 126 127 128 129 130 131 132 133 134 135
	help
	  Select SH7750 if you have a 200 Mhz SH-4 HD6417750 CPU.

config CPU_SUBTYPE_SH7091
	bool "Support SH7091 processor"
	select CPU_SH4
	help
	  Select SH7091 if you have an SH-4 based Sega device (such as
	  the Dreamcast, Naomi, and Naomi 2).

config CPU_SUBTYPE_SH7750R
	bool "Support SH7750R processor"
	select CPU_SH4
136
	select CPU_HAS_IPR_IRQ
137 138 139 140

config CPU_SUBTYPE_SH7750S
	bool "Support SH7750S processor"
	select CPU_SH4
141
	select CPU_HAS_IPR_IRQ
142 143 144 145

config CPU_SUBTYPE_SH7751
	bool "Support SH7751 processor"
	select CPU_SH4
146
	select CPU_HAS_IPR_IRQ
147 148 149 150 151 152 153
	help
	  Select SH7751 if you have a 166 Mhz SH-4 HD6417751 CPU,
	  or if you have a HD6417751R CPU.

config CPU_SUBTYPE_SH7751R
	bool "Support SH7751R processor"
	select CPU_SH4
154
	select CPU_HAS_IPR_IRQ
155 156 157 158 159

config CPU_SUBTYPE_SH7760
	bool "Support SH7760 processor"
	select CPU_SH4
	select CPU_HAS_INTC2_IRQ
M
Manuel Lauss 已提交
160
	select CPU_HAS_IPR_IRQ
161 162 163 164 165

config CPU_SUBTYPE_SH4_202
	bool "Support SH4-202 processor"
	select CPU_SH4

P
Paul Mundt 已提交
166
# ST40 Processor Support
167 168 169 170 171 172 173 174 175 176 177 178 179 180

config CPU_SUBTYPE_ST40STB1
	bool "Support ST40STB1/ST40RA processors"
	select CPU_SUBTYPE_ST40
	help
	  Select ST40STB1 if you have a ST40RA CPU.
	  This was previously called the ST40STB1, hence the option name.

config CPU_SUBTYPE_ST40GX1
	bool "Support ST40GX1 processor"
	select CPU_SUBTYPE_ST40
	help
	  Select ST40GX1 if you have a ST40GX1 CPU.

P
Paul Mundt 已提交
181
# SH-4A Processor Support
182 183 184 185 186 187 188 189

config CPU_SUBTYPE_SH7770
	bool "Support SH7770 processor"
	select CPU_SH4A

config CPU_SUBTYPE_SH7780
	bool "Support SH7780 processor"
	select CPU_SH4A
190
	select CPU_HAS_INTC2_IRQ
191

192 193 194
config CPU_SUBTYPE_SH7785
	bool "Support SH7785 processor"
	select CPU_SH4A
P
Paul Mundt 已提交
195
	select CPU_SHX2
196 197
	select CPU_HAS_INTC2_IRQ

P
Paul Mundt 已提交
198
# SH4AL-DSP Processor Support
199 200 201 202 203 204 205 206 207

config CPU_SUBTYPE_SH73180
	bool "Support SH73180 processor"
	select CPU_SH4AL_DSP

config CPU_SUBTYPE_SH7343
	bool "Support SH7343 processor"
	select CPU_SH4AL_DSP

P
Paul Mundt 已提交
208 209 210 211 212 213
config CPU_SUBTYPE_SH7722
	bool "Support SH7722 processor"
	select CPU_SH4AL_DSP
	select CPU_SHX2
	select CPU_HAS_IPR_IRQ

P
Paul Mundt 已提交
214
endchoice
215 216 217

menu "Memory management options"

P
Paul Mundt 已提交
218 219 220
config QUICKLIST
	def_bool y

221 222 223 224 225 226 227 228 229 230 231 232
config MMU
        bool "Support for memory management hardware"
	depends on !CPU_SH2
	default y
	help
	  Some SH processors (such as SH-2/SH-2A) lack an MMU. In order to
	  boot on these systems, this option must not be set.

	  On other systems (such as the SH-3 and 4) where an MMU exists,
	  turning this off will boot the kernel on these machines with the
	  MMU implicitly switched off.

P
Paul Mundt 已提交
233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263
config PAGE_OFFSET
	hex
	default "0x80000000" if MMU
	default "0x00000000"

config MEMORY_START
	hex "Physical memory start address"
	default "0x08000000"
	---help---
	  Computers built with Hitachi SuperH processors always
	  map the ROM starting at address zero.  But the processor
	  does not specify the range that RAM takes.

	  The physical memory (RAM) start address will be automatically
	  set to 08000000. Other platforms, such as the Solution Engine
	  boards typically map RAM at 0C000000.

	  Tweak this only when porting to a new machine which does not
	  already have a defconfig. Changing it from the known correct
	  value on any of the known systems will only lead to disaster.

config MEMORY_SIZE
	hex "Physical memory size"
	default "0x00400000"
	help
	  This sets the default memory size assumed by your SH kernel. It can
	  be overridden as normal by the 'mem=' argument on the kernel command
	  line. If unsure, consult your board specifications or just leave it
	  as 0x00400000 which was the default value before this became
	  configurable.

264 265
config 32BIT
	bool "Support 32-bit physical addressing through PMB"
266
	depends on CPU_SH4A && MMU && (!X2TLB || BROKEN)
267 268 269 270 271 272
	default y
	help
	  If you say Y here, physical addressing will be extended to
	  32-bits through the SH-4A PMB. If this is not set, legacy
	  29-bit physical addressing will be used.

273 274
config X2TLB
	bool "Enable extended TLB mode"
P
Paul Mundt 已提交
275
	depends on CPU_SHX2 && MMU && EXPERIMENTAL
276 277 278 279 280 281
	help
	  Selecting this option will enable the extended mode of the SH-X2
	  TLB. For legacy SH-X behaviour and interoperability, say N. For
	  all of the fun new features and a willingless to submit bug reports,
	  say Y.

P
Paul Mundt 已提交
282 283 284 285 286 287 288 289 290 291 292 293 294
config VSYSCALL
	bool "Support vsyscall page"
	depends on MMU
	default y
	help
	  This will enable support for the kernel mapping a vDSO page
	  in process space, and subsequently handing down the entry point
	  to the libc through the ELF auxiliary vector.

	  From the kernel side this is used for the signal trampoline.
	  For systems with an MMU that can afford to give up a page,
	  (the default value) say Y.

295 296 297 298 299 300 301 302
config NODES_SHIFT
	int
	default "1"
	depends on NEED_MULTIPLE_NODES

config ARCH_FLATMEM_ENABLE
	def_bool y

P
Paul Mundt 已提交
303 304 305 306 307 308 309
config ARCH_SPARSEMEM_ENABLE
	def_bool y
	select SPARSEMEM_STATIC

config ARCH_SPARSEMEM_DEFAULT
	def_bool y

310 311 312 313
config MAX_ACTIVE_REGIONS
	int
	default "1"

314 315 316
config ARCH_POPULATES_NODE_MAP
	def_bool y

P
Paul Mundt 已提交
317 318 319
config ARCH_SELECT_MEMORY_MODEL
	def_bool y

320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343
choice
	prompt "Kernel page size"
	default PAGE_SIZE_4KB

config PAGE_SIZE_4KB
	bool "4kB"
	help
	  This is the default page size used by all SuperH CPUs.

config PAGE_SIZE_8KB
	bool "8kB"
	depends on EXPERIMENTAL && X2TLB
	help
	  This enables 8kB pages as supported by SH-X2 and later MMUs.

config PAGE_SIZE_64KB
	bool "64kB"
	depends on EXPERIMENTAL && CPU_SH4
	help
	  This enables support for 64kB pages, possible on all SH-4
	  CPUs and later. Highly experimental, not recommended.

endchoice

344 345 346 347 348 349
choice
	prompt "HugeTLB page size"
	depends on HUGETLB_PAGE && CPU_SH4 && MMU
	default HUGETLB_PAGE_SIZE_64K

config HUGETLB_PAGE_SIZE_64K
350 351 352 353 354
	bool "64kB"

config HUGETLB_PAGE_SIZE_256K
	bool "256kB"
	depends on X2TLB
355 356 357 358

config HUGETLB_PAGE_SIZE_1MB
	bool "1MB"

359 360 361 362 363 364 365 366
config HUGETLB_PAGE_SIZE_4MB
	bool "4MB"
	depends on X2TLB

config HUGETLB_PAGE_SIZE_64MB
	bool "64MB"
	depends on X2TLB

367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415
endchoice

source "mm/Kconfig"

endmenu

menu "Cache configuration"

config SH7705_CACHE_32KB
	bool "Enable 32KB cache size for SH7705"
	depends on CPU_SUBTYPE_SH7705
	default y

config SH_DIRECT_MAPPED
	bool "Use direct-mapped caching"
	default n
	help
	  Selecting this option will configure the caches to be direct-mapped,
	  even if the cache supports a 2 or 4-way mode. This is useful primarily
	  for debugging on platforms with 2 and 4-way caches (SH7750R/SH7751R,
	  SH4-202, SH4-501, etc.)

	  Turn this option off for platforms that do not have a direct-mapped
	  cache, and you have no need to run the caches in such a configuration.

config SH_WRITETHROUGH
	bool "Use write-through caching"
	help
	  Selecting this option will configure the caches in write-through
	  mode, as opposed to the default write-back configuration.

	  Since there's sill some aliasing issues on SH-4, this option will
	  unfortunately still require the majority of flushing functions to
	  be implemented to deal with aliasing.

	  If unsure, say N.

config SH_OCRAM
	bool "Operand Cache RAM (OCRAM) support"
	help
	  Selecting this option will automatically tear down the number of
	  sets in the dcache by half, which in turn exposes a memory range.

	  The addresses for the OC RAM base will vary according to the
	  processor version. Consult vendor documentation for specifics.

	  If unsure, say N.

endmenu