mpc8349emitxgp.dts 4.3 KB
Newer Older
1 2 3 4 5 6 7 8 9 10
/*
 * MPC8349E-mITX-GP Device Tree Source
 *
 * Copyright 2007 Freescale Semiconductor Inc.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License as published by the
 * Free Software Foundation; either version 2 of the License, or (at your
 * option) any later version.
 */
11 12 13

/dts-v1/;

14 15
/ {
	model = "MPC8349EMITXGP";
16
	compatible = "MPC8349EMITXGP", "MPC834xMITX", "MPC83xxMITX";
17 18 19
	#address-cells = <1>;
	#size-cells = <1>;

20 21 22 23 24 25 26
	aliases {
		ethernet0 = &enet0;
		serial0 = &serial0;
		serial1 = &serial1;
		pci0 = &pci0;
	};

27 28 29 30 31 32
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		PowerPC,8349@0 {
			device_type = "cpu";
33 34 35 36 37
			reg = <0x0>;
			d-cache-line-size = <32>;
			i-cache-line-size = <32>;
			d-cache-size = <32768>;
			i-cache-size = <32768>;
38 39 40 41 42 43 44 45
			timebase-frequency = <0>;	// from bootloader
			bus-frequency = <0>;		// from bootloader
			clock-frequency = <0>;		// from bootloader
		};
	};

	memory {
		device_type = "memory";
46
		reg = <0x00000000 0x10000000>;
47 48 49 50 51 52
	};

	soc8349@e0000000 {
		#address-cells = <1>;
		#size-cells = <1>;
		device_type = "soc";
53 54
		ranges = <0x0 0xe0000000 0x00100000>;
		reg = <0xe0000000 0x00000200>;
55 56 57 58 59
		bus-frequency = <0>;                    // from bootloader

		wdt@200 {
			device_type = "watchdog";
			compatible = "mpc83xx_wdt";
60
			reg = <0x200 0x100>;
61 62 63
		};

		i2c@3000 {
64 65 66
			#address-cells = <1>;
			#size-cells = <0>;
			cell-index = <0>;
67
			compatible = "fsl-i2c";
68 69 70
			reg = <0x3000 0x100>;
			interrupts = <14 0x8>;
			interrupt-parent = <&ipic>;
71 72 73 74
			dfsrr;
		};

		i2c@3100 {
75 76 77
			#address-cells = <1>;
			#size-cells = <0>;
			cell-index = <1>;
78
			compatible = "fsl-i2c";
79 80 81
			reg = <0x3100 0x100>;
			interrupts = <15 0x8>;
			interrupt-parent = <&ipic>;
82 83 84 85
			dfsrr;
		};

		spi@7000 {
86 87
			cell-index = <0>;
			compatible = "fsl,spi";
88 89 90
			reg = <0x7000 0x1000>;
			interrupts = <16 0x8>;
			interrupt-parent = <&ipic>;
91
			mode = "cpu";
92 93 94 95
		};

		usb@23000 {
			compatible = "fsl-usb2-dr";
96
			reg = <0x23000 0x1000>;
97 98
			#address-cells = <1>;
			#size-cells = <0>;
99 100
			interrupt-parent = <&ipic>;
			interrupts = <38 0x8>;
101 102 103 104 105 106 107
			dr_mode = "otg";
			phy_type = "ulpi";
		};

		mdio@24520 {
			#address-cells = <1>;
			#size-cells = <0>;
108
			compatible = "fsl,gianfar-mdio";
109
			reg = <0x24520 0x20>;
110 111

			/* Vitesse 8201 */
112
			phy1c: ethernet-phy@1c {
113 114 115
				interrupt-parent = <&ipic>;
				interrupts = <18 0x8>;
				reg = <0x1c>;
116 117 118 119
				device_type = "ethernet-phy";
			};
		};

120 121
		enet0: ethernet@24000 {
			cell-index = <0>;
122 123 124
			device_type = "network";
			model = "TSEC";
			compatible = "gianfar";
125
			reg = <0x24000 0x1000>;
126
			local-mac-address = [ 00 00 00 00 00 00 ];
127 128 129
			interrupts = <32 0x8 33 0x8 34 0x8>;
			interrupt-parent = <&ipic>;
			phy-handle = <&phy1c>;
130
			linux,network-index = <0>;
131 132
		};

133 134
		serial0: serial@4500 {
			cell-index = <0>;
135 136
			device_type = "serial";
			compatible = "ns16550";
137
			reg = <0x4500 0x100>;
138
			clock-frequency = <0>;		// from bootloader
139 140
			interrupts = <9 0x8>;
			interrupt-parent = <&ipic>;
141 142
		};

143 144
		serial1: serial@4600 {
			cell-index = <1>;
145 146
			device_type = "serial";
			compatible = "ns16550";
147
			reg = <0x4600 0x100>;
148
			clock-frequency = <0>;		// from bootloader
149 150
			interrupts = <10 0x8>;
			interrupt-parent = <&ipic>;
151 152 153 154 155 156
		};

		crypto@30000 {
			device_type = "crypto";
			model = "SEC2";
			compatible = "talitos";
157 158 159
			reg = <0x30000 0x10000>;
			interrupts = <11 0x8>;
			interrupt-parent = <&ipic>;
160
			num-channels = <4>;
161 162 163
			channel-fifo-len = <24>;
			exec-units-mask = <0x0000007e>;
			descriptor-types-mask = <0x01010ebf>;
164 165
		};

166
		ipic: pic@700 {
167 168 169
			interrupt-controller;
			#address-cells = <0>;
			#interrupt-cells = <2>;
170
			reg = <0x700 0x100>;
171 172 173
			device_type = "ipic";
		};
	};
174

175 176
	pci0: pci@e0008600 {
		cell-index = <2>;
177
		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
178 179
		interrupt-map = <
				/* IDSEL 0x0F - PCI Slot */
180 181
				0x7800 0x0 0x0 0x1 &ipic 20 0x8 /* PCI_INTA */
				0x7800 0x0 0x0 0x2 &ipic 21 0x8 /* PCI_INTB */
182
				 >;
183 184 185 186 187 188 189
		interrupt-parent = <&ipic>;
		interrupts = <67 0x8>;
		bus-range = <0x1 0x1>;
		ranges = <0x42000000 0x0 0xa0000000 0xa0000000 0x0 0x10000000
			  0x02000000 0x0 0xb0000000 0xb0000000 0x0 0x10000000
			  0x01000000 0x0 0x00000000 0xe3000000 0x0 0x01000000>;
		clock-frequency = <66666666>;
190 191 192
		#interrupt-cells = <1>;
		#size-cells = <2>;
		#address-cells = <3>;
193
		reg = <0xe0008600 0x100>;
194 195 196
		compatible = "fsl,mpc8349-pci";
		device_type = "pci";
	};
197
};