intel-gtt.c 39.2 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17
/*
 * Intel GTT (Graphics Translation Table) routines
 *
 * Caveat: This driver implements the linux agp interface, but this is far from
 * a agp driver! GTT support ended up here for purely historical reasons: The
 * old userspace intel graphics drivers needed an interface to map memory into
 * the GTT. And the drm provides a default interface for graphic devices sitting
 * on an agp port. So it made sense to fake the GTT support as an agp port to
 * avoid having to create a new api.
 *
 * With gem this does not make much sense anymore, just needlessly complicates
 * the code. But as long as the old graphics stack is still support, it's stuck
 * here.
 *
 * /fairy-tale-mode off
 */

18 19 20 21 22 23
#include <linux/module.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/pagemap.h>
#include <linux/agp_backend.h>
24
#include <linux/delay.h>
25 26 27
#include <asm/smp.h>
#include "agp.h"
#include "intel-agp.h"
28
#include <drm/intel-gtt.h>
29

30 31 32
/*
 * If we have Intel graphics, we're not going to have anything other than
 * an Intel IOMMU. So make the correct use of the PCI DMA API contingent
33
 * on the Intel IOMMU support (CONFIG_INTEL_IOMMU).
34 35
 * Only newer chipsets need to bother with this, of course.
 */
36
#ifdef CONFIG_INTEL_IOMMU
37
#define USE_PCI_DMA_API 1
38 39
#else
#define USE_PCI_DMA_API 0
40 41
#endif

42 43 44 45 46
struct intel_gtt_driver {
	unsigned int gen : 8;
	unsigned int is_g33 : 1;
	unsigned int is_pineview : 1;
	unsigned int is_ironlake : 1;
47
	unsigned int has_pgtbl_enable : 1;
48
	unsigned int dma_mask_size : 8;
49 50
	/* Chipset specific GTT setup */
	int (*setup)(void);
51 52 53
	/* This should undo anything done in ->setup() save the unmapping
	 * of the mmio register file, that's done in the generic code. */
	void (*cleanup)(void);
54 55 56 57
	void (*write_entry)(dma_addr_t addr, unsigned int entry, unsigned int flags);
	/* Flags is a more or less chipset specific opaque value.
	 * For chipsets that need to support old ums (non-gem) code, this
	 * needs to be identical to the various supported agp memory types! */
58
	bool (*check_flags)(unsigned int flags);
59
	void (*chipset_flush)(void);
60 61
};

62
static struct _intel_private {
63
	struct intel_gtt base;
64
	const struct intel_gtt_driver *driver;
65
	struct pci_dev *pcidev;	/* device one */
66
	struct pci_dev *bridge_dev;
67
	u8 __iomem *registers;
68
	phys_addr_t gtt_bus_addr;
69
	phys_addr_t gma_bus_addr;
70
	u32 PGETBL_save;
71
	u32 __iomem *gtt;		/* I915G */
72
	bool clear_fake_agp; /* on first access via agp, fill with scratch */
73
	int num_dcache_entries;
74
	void __iomem *i9xx_flush_page;
75
	char *i81x_gtt_table;
76 77
	struct resource ifp_resource;
	int resource_valid;
78
	struct page *scratch_page;
79 80
} intel_private;

81 82 83 84
#define INTEL_GTT_GEN	intel_private.driver->gen
#define IS_G33		intel_private.driver->is_g33
#define IS_PINEVIEW	intel_private.driver->is_pineview
#define IS_IRONLAKE	intel_private.driver->is_ironlake
85
#define HAS_PGTBL_EN	intel_private.driver->has_pgtbl_enable
86

D
Daniel Vetter 已提交
87 88
int intel_gtt_map_memory(struct page **pages, unsigned int num_entries,
			 struct scatterlist **sg_list, int *num_sg)
89 90 91 92 93
{
	struct sg_table st;
	struct scatterlist *sg;
	int i;

D
Daniel Vetter 已提交
94
	if (*sg_list)
95 96
		return 0; /* already mapped (for e.g. resume */

D
Daniel Vetter 已提交
97
	DBG("try mapping %lu pages\n", (unsigned long)num_entries);
98

D
Daniel Vetter 已提交
99
	if (sg_alloc_table(&st, num_entries, GFP_KERNEL))
100
		goto err;
101

D
Daniel Vetter 已提交
102
	*sg_list = sg = st.sgl;
103

D
Daniel Vetter 已提交
104 105
	for (i = 0 ; i < num_entries; i++, sg = sg_next(sg))
		sg_set_page(sg, pages[i], PAGE_SIZE, 0);
106

D
Daniel Vetter 已提交
107 108 109
	*num_sg = pci_map_sg(intel_private.pcidev, *sg_list,
				 num_entries, PCI_DMA_BIDIRECTIONAL);
	if (unlikely(!*num_sg))
110 111
		goto err;

112
	return 0;
113 114 115 116

err:
	sg_free_table(&st);
	return -ENOMEM;
117
}
D
Daniel Vetter 已提交
118
EXPORT_SYMBOL(intel_gtt_map_memory);
119

D
Daniel Vetter 已提交
120
void intel_gtt_unmap_memory(struct scatterlist *sg_list, int num_sg)
121
{
D
Daniel Vetter 已提交
122
	struct sg_table st;
123 124
	DBG("try unmapping %lu pages\n", (unsigned long)mem->page_count);

D
Daniel Vetter 已提交
125 126 127 128 129 130 131
	pci_unmap_sg(intel_private.pcidev, sg_list,
		     num_sg, PCI_DMA_BIDIRECTIONAL);

	st.sgl = sg_list;
	st.orig_nents = st.nents = num_sg;

	sg_free_table(&st);
132
}
D
Daniel Vetter 已提交
133
EXPORT_SYMBOL(intel_gtt_unmap_memory);
134

135
static void intel_fake_agp_enable(struct agp_bridge_data *bridge, u32 mode)
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169
{
	return;
}

/* Exists to support ARGB cursors */
static struct page *i8xx_alloc_pages(void)
{
	struct page *page;

	page = alloc_pages(GFP_KERNEL | GFP_DMA32, 2);
	if (page == NULL)
		return NULL;

	if (set_pages_uc(page, 4) < 0) {
		set_pages_wb(page, 4);
		__free_pages(page, 2);
		return NULL;
	}
	get_page(page);
	atomic_inc(&agp_bridge->current_memory_agp);
	return page;
}

static void i8xx_destroy_pages(struct page *page)
{
	if (page == NULL)
		return;

	set_pages_wb(page, 4);
	put_page(page);
	__free_pages(page, 2);
	atomic_dec(&agp_bridge->current_memory_agp);
}

170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209
#define I810_GTT_ORDER 4
static int i810_setup(void)
{
	u32 reg_addr;
	char *gtt_table;

	/* i81x does not preallocate the gtt. It's always 64kb in size. */
	gtt_table = alloc_gatt_pages(I810_GTT_ORDER);
	if (gtt_table == NULL)
		return -ENOMEM;
	intel_private.i81x_gtt_table = gtt_table;

	pci_read_config_dword(intel_private.pcidev, I810_MMADDR, &reg_addr);
	reg_addr &= 0xfff80000;

	intel_private.registers = ioremap(reg_addr, KB(64));
	if (!intel_private.registers)
		return -ENOMEM;

	writel(virt_to_phys(gtt_table) | I810_PGETBL_ENABLED,
	       intel_private.registers+I810_PGETBL_CTL);

	intel_private.gtt_bus_addr = reg_addr + I810_PTE_BASE;

	if ((readl(intel_private.registers+I810_DRAM_CTL)
		& I810_DRAM_ROW_0) == I810_DRAM_ROW_0_SDRAM) {
		dev_info(&intel_private.pcidev->dev,
			 "detected 4MB dedicated video ram\n");
		intel_private.num_dcache_entries = 1024;
	}

	return 0;
}

static void i810_cleanup(void)
{
	writel(0, intel_private.registers+I810_PGETBL_CTL);
	free_gatt_pages(intel_private.i81x_gtt_table, I810_GTT_ORDER);
}

210 211
static int i810_insert_dcache_entries(struct agp_memory *mem, off_t pg_start,
				      int type)
212
{
213
	int i;
214

215 216 217
	if ((pg_start + mem->page_count)
			> intel_private.num_dcache_entries)
		return -EINVAL;
218

219 220
	if (!mem->is_flushed)
		global_cache_flush();
221

222 223 224 225
	for (i = pg_start; i < (pg_start + mem->page_count); i++) {
		dma_addr_t addr = i << PAGE_SHIFT;
		intel_private.driver->write_entry(addr,
						  i, type);
226
	}
227
	readl(intel_private.gtt+i-1);
228

229
	return 0;
230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290
}

/*
 * The i810/i830 requires a physical address to program its mouse
 * pointer into hardware.
 * However the Xserver still writes to it through the agp aperture.
 */
static struct agp_memory *alloc_agpphysmem_i8xx(size_t pg_count, int type)
{
	struct agp_memory *new;
	struct page *page;

	switch (pg_count) {
	case 1: page = agp_bridge->driver->agp_alloc_page(agp_bridge);
		break;
	case 4:
		/* kludge to get 4 physical pages for ARGB cursor */
		page = i8xx_alloc_pages();
		break;
	default:
		return NULL;
	}

	if (page == NULL)
		return NULL;

	new = agp_create_memory(pg_count);
	if (new == NULL)
		return NULL;

	new->pages[0] = page;
	if (pg_count == 4) {
		/* kludge to get 4 physical pages for ARGB cursor */
		new->pages[1] = new->pages[0] + 1;
		new->pages[2] = new->pages[1] + 1;
		new->pages[3] = new->pages[2] + 1;
	}
	new->page_count = pg_count;
	new->num_scratch_pages = pg_count;
	new->type = AGP_PHYS_MEMORY;
	new->physical = page_to_phys(new->pages[0]);
	return new;
}

static void intel_i810_free_by_type(struct agp_memory *curr)
{
	agp_free_key(curr->key);
	if (curr->type == AGP_PHYS_MEMORY) {
		if (curr->page_count == 4)
			i8xx_destroy_pages(curr->pages[0]);
		else {
			agp_bridge->driver->agp_destroy_page(curr->pages[0],
							     AGP_PAGE_DESTROY_UNMAP);
			agp_bridge->driver->agp_destroy_page(curr->pages[0],
							     AGP_PAGE_DESTROY_FREE);
		}
		agp_free_page_array(curr);
	}
	kfree(curr);
}

291 292 293 294 295 296 297 298 299 300 301
static int intel_gtt_setup_scratch_page(void)
{
	struct page *page;
	dma_addr_t dma_addr;

	page = alloc_page(GFP_KERNEL | GFP_DMA32 | __GFP_ZERO);
	if (page == NULL)
		return -ENOMEM;
	get_page(page);
	set_pages_uc(page, 1);

D
Daniel Vetter 已提交
302
	if (intel_private.base.needs_dmar) {
303 304 305 306 307
		dma_addr = pci_map_page(intel_private.pcidev, page, 0,
				    PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
		if (pci_dma_mapping_error(intel_private.pcidev, dma_addr))
			return -EINVAL;

308
		intel_private.base.scratch_page_dma = dma_addr;
309
	} else
310
		intel_private.base.scratch_page_dma = page_to_phys(page);
311 312 313 314 315 316

	intel_private.scratch_page = page;

	return 0;
}

317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333
static void i810_write_entry(dma_addr_t addr, unsigned int entry,
			     unsigned int flags)
{
	u32 pte_flags = I810_PTE_VALID;

	switch (flags) {
	case AGP_DCACHE_MEMORY:
		pte_flags |= I810_PTE_LOCAL;
		break;
	case AGP_USER_CACHED_MEMORY:
		pte_flags |= I830_PTE_SYSTEM_CACHED;
		break;
	}

	writel(addr | pte_flags, intel_private.gtt + entry);
}

C
Chris Wilson 已提交
334
static const struct aper_size_info_fixed intel_fake_agp_sizes[] = {
335 336
	{32, 8192, 3},
	{64, 16384, 4},
337 338 339 340 341
	{128, 32768, 5},
	{256, 65536, 6},
	{512, 131072, 7},
};

342
static unsigned int intel_gtt_stolen_size(void)
343 344 345 346 347
{
	u16 gmch_ctrl;
	u8 rdct;
	int local = 0;
	static const int ddt[4] = { 0, 16, 32, 64 };
348
	unsigned int stolen_size = 0;
349

350 351 352
	if (INTEL_GTT_GEN == 1)
		return 0; /* no stolen mem on i81x */

353 354
	pci_read_config_word(intel_private.bridge_dev,
			     I830_GMCH_CTRL, &gmch_ctrl);
355

356 357
	if (intel_private.bridge_dev->device == PCI_DEVICE_ID_INTEL_82830_HB ||
	    intel_private.bridge_dev->device == PCI_DEVICE_ID_INTEL_82845G_HB) {
358 359
		switch (gmch_ctrl & I830_GMCH_GMS_MASK) {
		case I830_GMCH_GMS_STOLEN_512:
360
			stolen_size = KB(512);
361 362
			break;
		case I830_GMCH_GMS_STOLEN_1024:
363
			stolen_size = MB(1);
364 365
			break;
		case I830_GMCH_GMS_STOLEN_8192:
366
			stolen_size = MB(8);
367 368 369
			break;
		case I830_GMCH_GMS_LOCAL:
			rdct = readb(intel_private.registers+I830_RDRAM_CHANNEL_TYPE);
370
			stolen_size = (I830_RDRAM_ND(rdct) + 1) *
371 372 373 374
					MB(ddt[I830_RDRAM_DDT(rdct)]);
			local = 1;
			break;
		default:
375
			stolen_size = 0;
376 377
			break;
		}
378
	} else if (INTEL_GTT_GEN == 6) {
379 380 381 382 383 384 385
		/*
		 * SandyBridge has new memory control reg at 0x50.w
		 */
		u16 snb_gmch_ctl;
		pci_read_config_word(intel_private.pcidev, SNB_GMCH_CTRL, &snb_gmch_ctl);
		switch (snb_gmch_ctl & SNB_GMCH_GMS_STOLEN_MASK) {
		case SNB_GMCH_GMS_STOLEN_32M:
386
			stolen_size = MB(32);
387 388
			break;
		case SNB_GMCH_GMS_STOLEN_64M:
389
			stolen_size = MB(64);
390 391
			break;
		case SNB_GMCH_GMS_STOLEN_96M:
392
			stolen_size = MB(96);
393 394
			break;
		case SNB_GMCH_GMS_STOLEN_128M:
395
			stolen_size = MB(128);
396 397
			break;
		case SNB_GMCH_GMS_STOLEN_160M:
398
			stolen_size = MB(160);
399 400
			break;
		case SNB_GMCH_GMS_STOLEN_192M:
401
			stolen_size = MB(192);
402 403
			break;
		case SNB_GMCH_GMS_STOLEN_224M:
404
			stolen_size = MB(224);
405 406
			break;
		case SNB_GMCH_GMS_STOLEN_256M:
407
			stolen_size = MB(256);
408 409
			break;
		case SNB_GMCH_GMS_STOLEN_288M:
410
			stolen_size = MB(288);
411 412
			break;
		case SNB_GMCH_GMS_STOLEN_320M:
413
			stolen_size = MB(320);
414 415
			break;
		case SNB_GMCH_GMS_STOLEN_352M:
416
			stolen_size = MB(352);
417 418
			break;
		case SNB_GMCH_GMS_STOLEN_384M:
419
			stolen_size = MB(384);
420 421
			break;
		case SNB_GMCH_GMS_STOLEN_416M:
422
			stolen_size = MB(416);
423 424
			break;
		case SNB_GMCH_GMS_STOLEN_448M:
425
			stolen_size = MB(448);
426 427
			break;
		case SNB_GMCH_GMS_STOLEN_480M:
428
			stolen_size = MB(480);
429 430
			break;
		case SNB_GMCH_GMS_STOLEN_512M:
431
			stolen_size = MB(512);
432 433 434 435 436
			break;
		}
	} else {
		switch (gmch_ctrl & I855_GMCH_GMS_MASK) {
		case I855_GMCH_GMS_STOLEN_1M:
437
			stolen_size = MB(1);
438 439
			break;
		case I855_GMCH_GMS_STOLEN_4M:
440
			stolen_size = MB(4);
441 442
			break;
		case I855_GMCH_GMS_STOLEN_8M:
443
			stolen_size = MB(8);
444 445
			break;
		case I855_GMCH_GMS_STOLEN_16M:
446
			stolen_size = MB(16);
447 448
			break;
		case I855_GMCH_GMS_STOLEN_32M:
449
			stolen_size = MB(32);
450 451
			break;
		case I915_GMCH_GMS_STOLEN_48M:
452
			stolen_size = MB(48);
453 454
			break;
		case I915_GMCH_GMS_STOLEN_64M:
455
			stolen_size = MB(64);
456 457
			break;
		case G33_GMCH_GMS_STOLEN_128M:
458
			stolen_size = MB(128);
459 460
			break;
		case G33_GMCH_GMS_STOLEN_256M:
461
			stolen_size = MB(256);
462 463
			break;
		case INTEL_GMCH_GMS_STOLEN_96M:
464
			stolen_size = MB(96);
465 466
			break;
		case INTEL_GMCH_GMS_STOLEN_160M:
467
			stolen_size = MB(160);
468 469
			break;
		case INTEL_GMCH_GMS_STOLEN_224M:
470
			stolen_size = MB(224);
471 472
			break;
		case INTEL_GMCH_GMS_STOLEN_352M:
473
			stolen_size = MB(352);
474 475
			break;
		default:
476
			stolen_size = 0;
477 478 479
			break;
		}
	}
480

481
	if (stolen_size > 0) {
482
		dev_info(&intel_private.bridge_dev->dev, "detected %dK %s memory\n",
483
		       stolen_size / KB(1), local ? "local" : "stolen");
484
	} else {
485
		dev_info(&intel_private.bridge_dev->dev,
486
		       "no pre-allocated video memory detected\n");
487
		stolen_size = 0;
488 489
	}

490
	return stolen_size;
491 492
}

493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509
static void i965_adjust_pgetbl_size(unsigned int size_flag)
{
	u32 pgetbl_ctl, pgetbl_ctl2;

	/* ensure that ppgtt is disabled */
	pgetbl_ctl2 = readl(intel_private.registers+I965_PGETBL_CTL2);
	pgetbl_ctl2 &= ~I810_PGETBL_ENABLED;
	writel(pgetbl_ctl2, intel_private.registers+I965_PGETBL_CTL2);

	/* write the new ggtt size */
	pgetbl_ctl = readl(intel_private.registers+I810_PGETBL_CTL);
	pgetbl_ctl &= ~I965_PGETBL_SIZE_MASK;
	pgetbl_ctl |= size_flag;
	writel(pgetbl_ctl, intel_private.registers+I810_PGETBL_CTL);
}

static unsigned int i965_gtt_total_entries(void)
510 511
{
	int size;
512 513
	u32 pgetbl_ctl;
	u16 gmch_ctl;
514

515 516
	pci_read_config_word(intel_private.bridge_dev,
			     I830_GMCH_CTRL, &gmch_ctl);
517

518 519 520 521 522
	if (INTEL_GTT_GEN == 5) {
		switch (gmch_ctl & G4x_GMCH_SIZE_MASK) {
		case G4x_GMCH_SIZE_1M:
		case G4x_GMCH_SIZE_VT_1M:
			i965_adjust_pgetbl_size(I965_PGETBL_SIZE_1MB);
523
			break;
524 525
		case G4x_GMCH_SIZE_VT_1_5M:
			i965_adjust_pgetbl_size(I965_PGETBL_SIZE_1_5MB);
526
			break;
527 528 529
		case G4x_GMCH_SIZE_2M:
		case G4x_GMCH_SIZE_VT_2M:
			i965_adjust_pgetbl_size(I965_PGETBL_SIZE_2MB);
530 531
			break;
		}
532
	}
533

534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571
	pgetbl_ctl = readl(intel_private.registers+I810_PGETBL_CTL);

	switch (pgetbl_ctl & I965_PGETBL_SIZE_MASK) {
	case I965_PGETBL_SIZE_128KB:
		size = KB(128);
		break;
	case I965_PGETBL_SIZE_256KB:
		size = KB(256);
		break;
	case I965_PGETBL_SIZE_512KB:
		size = KB(512);
		break;
	/* GTT pagetable sizes bigger than 512KB are not possible on G33! */
	case I965_PGETBL_SIZE_1MB:
		size = KB(1024);
		break;
	case I965_PGETBL_SIZE_2MB:
		size = KB(2048);
		break;
	case I965_PGETBL_SIZE_1_5MB:
		size = KB(1024 + 512);
		break;
	default:
		dev_info(&intel_private.pcidev->dev,
			 "unknown page table size, assuming 512KB\n");
		size = KB(512);
	}

	return size/4;
}

static unsigned int intel_gtt_total_entries(void)
{
	int size;

	if (IS_G33 || INTEL_GTT_GEN == 4 || INTEL_GTT_GEN == 5)
		return i965_gtt_total_entries();
	else if (INTEL_GTT_GEN == 6) {
572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587
		u16 snb_gmch_ctl;

		pci_read_config_word(intel_private.pcidev, SNB_GMCH_CTRL, &snb_gmch_ctl);
		switch (snb_gmch_ctl & SNB_GTT_SIZE_MASK) {
		default:
		case SNB_GTT_SIZE_0M:
			printk(KERN_ERR "Bad GTT size mask: 0x%04x.\n", snb_gmch_ctl);
			size = MB(0);
			break;
		case SNB_GTT_SIZE_1M:
			size = MB(1);
			break;
		case SNB_GTT_SIZE_2M:
			size = MB(2);
			break;
		}
588
		return size/4;
589 590 591 592
	} else {
		/* On previous hardware, the GTT size was just what was
		 * required to map the aperture.
		 */
593
		return intel_private.base.gtt_mappable_entries;
594 595 596
	}
}

597 598 599 600
static unsigned int intel_gtt_mappable_entries(void)
{
	unsigned int aperture_size;

601 602 603 604 605 606 607 608 609 610 611 612
	if (INTEL_GTT_GEN == 1) {
		u32 smram_miscc;

		pci_read_config_dword(intel_private.bridge_dev,
				      I810_SMRAM_MISCC, &smram_miscc);

		if ((smram_miscc & I810_GFX_MEM_WIN_SIZE)
				== I810_GFX_MEM_WIN_32M)
			aperture_size = MB(32);
		else
			aperture_size = MB(64);
	} else if (INTEL_GTT_GEN == 2) {
613
		u16 gmch_ctrl;
614

615 616
		pci_read_config_word(intel_private.bridge_dev,
				     I830_GMCH_CTRL, &gmch_ctrl);
617 618

		if ((gmch_ctrl & I830_GMCH_MEM_MASK) == I830_GMCH_MEM_64M)
619
			aperture_size = MB(64);
620
		else
621
			aperture_size = MB(128);
622
	} else {
623 624 625 626 627 628 629
		/* 9xx supports large sizes, just look at the length */
		aperture_size = pci_resource_len(intel_private.pcidev, 2);
	}

	return aperture_size >> PAGE_SHIFT;
}

630 631 632
static void intel_gtt_teardown_scratch_page(void)
{
	set_pages_wb(intel_private.scratch_page, 1);
633
	pci_unmap_page(intel_private.pcidev, intel_private.base.scratch_page_dma,
634 635 636 637 638 639 640
		       PAGE_SIZE, PCI_DMA_BIDIRECTIONAL);
	put_page(intel_private.scratch_page);
	__free_page(intel_private.scratch_page);
}

static void intel_gtt_cleanup(void)
{
641 642
	intel_private.driver->cleanup();

643 644
	iounmap(intel_private.gtt);
	iounmap(intel_private.registers);
645

646 647 648
	intel_gtt_teardown_scratch_page();
}

649 650
static int intel_gtt_init(void)
{
651
	u32 gtt_map_size;
652 653 654 655 656
	int ret;

	ret = intel_private.driver->setup();
	if (ret != 0)
		return ret;
657 658 659 660

	intel_private.base.gtt_mappable_entries = intel_gtt_mappable_entries();
	intel_private.base.gtt_total_entries = intel_gtt_total_entries();

661 662 663 664
	/* save the PGETBL reg for resume */
	intel_private.PGETBL_save =
		readl(intel_private.registers+I810_PGETBL_CTL)
			& ~I810_PGETBL_ENABLED;
665 666 667
	/* we only ever restore the register when enabling the PGTBL... */
	if (HAS_PGTBL_EN)
		intel_private.PGETBL_save |= I810_PGETBL_ENABLED;
668

669 670 671 672 673
	dev_info(&intel_private.bridge_dev->dev,
			"detected gtt size: %dK total, %dK mappable\n",
			intel_private.base.gtt_total_entries * 4,
			intel_private.base.gtt_mappable_entries * 4);

674 675 676 677 678
	gtt_map_size = intel_private.base.gtt_total_entries * 4;

	intel_private.gtt = ioremap(intel_private.gtt_bus_addr,
				    gtt_map_size);
	if (!intel_private.gtt) {
679
		intel_private.driver->cleanup();
680 681 682
		iounmap(intel_private.registers);
		return -ENOMEM;
	}
683
	intel_private.base.gtt = intel_private.gtt;
684 685 686

	global_cache_flush();   /* FIXME: ? */

687
	intel_private.base.stolen_size = intel_gtt_stolen_size();
688

689 690
	intel_private.base.needs_dmar = USE_PCI_DMA_API && INTEL_GTT_GEN > 2;

691 692 693 694 695 696
	ret = intel_gtt_setup_scratch_page();
	if (ret != 0) {
		intel_gtt_cleanup();
		return ret;
	}

697 698 699
	return 0;
}

700 701
static int intel_fake_agp_fetch_size(void)
{
702
	int num_sizes = ARRAY_SIZE(intel_fake_agp_sizes);
703 704 705 706 707 708 709
	unsigned int aper_size;
	int i;

	aper_size = (intel_private.base.gtt_mappable_entries << PAGE_SHIFT)
		    / MB(1);

	for (i = 0; i < num_sizes; i++) {
710
		if (aper_size == intel_fake_agp_sizes[i].size) {
711 712
			agp_bridge->current_size =
				(void *) (intel_fake_agp_sizes + i);
713 714 715 716 717 718 719
			return aper_size;
		}
	}

	return 0;
}

720
static void i830_cleanup(void)
721 722 723 724 725 726 727 728 729 730 731 732 733
{
}

/* The chipset_flush interface needs to get data that has already been
 * flushed out of the CPU all the way out to main memory, because the GPU
 * doesn't snoop those buffers.
 *
 * The 8xx series doesn't have the same lovely interface for flushing the
 * chipset write buffers that the later chips do. According to the 865
 * specs, it's 64 octwords, or 1KB.  So, to get those previous things in
 * that buffer out, we just fill 1KB and clflush it out, on the assumption
 * that it'll push whatever was in there out.  It appears to work.
 */
734
static void i830_chipset_flush(void)
735
{
736 737 738 739 740 741 742 743 744 745 746 747 748 749
	unsigned long timeout = jiffies + msecs_to_jiffies(1000);

	/* Forcibly evict everything from the CPU write buffers.
	 * clflush appears to be insufficient.
	 */
	wbinvd_on_all_cpus();

	/* Now we've only seen documents for this magic bit on 855GM,
	 * we hope it exists for the other gen2 chipsets...
	 *
	 * Also works as advertised on my 845G.
	 */
	writel(readl(intel_private.registers+I830_HIC) | (1<<31),
	       intel_private.registers+I830_HIC);
750

751 752 753
	while (readl(intel_private.registers+I830_HIC) & (1<<31)) {
		if (time_after(jiffies, timeout))
			break;
754

755 756
		udelay(50);
	}
757 758
}

759 760 761 762
static void i830_write_entry(dma_addr_t addr, unsigned int entry,
			     unsigned int flags)
{
	u32 pte_flags = I810_PTE_VALID;
763

764
	if (flags ==  AGP_USER_CACHED_MEMORY)
765 766 767 768 769
		pte_flags |= I830_PTE_SYSTEM_CACHED;

	writel(addr | pte_flags, intel_private.gtt + entry);
}

770
static bool intel_enable_gtt(void)
771
{
772
	u32 gma_addr;
773
	u8 __iomem *reg;
774

775
	if (INTEL_GTT_GEN <= 2)
776 777 778 779 780 781
		pci_read_config_dword(intel_private.pcidev, I810_GMADDR,
				      &gma_addr);
	else
		pci_read_config_dword(intel_private.pcidev, I915_GMADDR,
				      &gma_addr);

782
	intel_private.gma_bus_addr = (gma_addr & PCI_BASE_ADDRESS_MEM_MASK);
783

784 785 786
	if (INTEL_GTT_GEN >= 6)
	    return true;

787 788
	if (INTEL_GTT_GEN == 2) {
		u16 gmch_ctrl;
789

790 791 792 793 794 795 796 797 798 799 800 801 802 803
		pci_read_config_word(intel_private.bridge_dev,
				     I830_GMCH_CTRL, &gmch_ctrl);
		gmch_ctrl |= I830_GMCH_ENABLED;
		pci_write_config_word(intel_private.bridge_dev,
				      I830_GMCH_CTRL, gmch_ctrl);

		pci_read_config_word(intel_private.bridge_dev,
				     I830_GMCH_CTRL, &gmch_ctrl);
		if ((gmch_ctrl & I830_GMCH_ENABLED) == 0) {
			dev_err(&intel_private.pcidev->dev,
				"failed to enable the GTT: GMCH_CTRL=%x\n",
				gmch_ctrl);
			return false;
		}
804 805
	}

806 807 808 809 810 811
	/* On the resume path we may be adjusting the PGTBL value, so
	 * be paranoid and flush all chipset write buffers...
	 */
	if (INTEL_GTT_GEN >= 3)
		writel(0, intel_private.registers+GFX_FLSH_CNTL);

812
	reg = intel_private.registers+I810_PGETBL_CTL;
813 814
	writel(intel_private.PGETBL_save, reg);
	if (HAS_PGTBL_EN && (readl(reg) & I810_PGETBL_ENABLED) == 0) {
815
		dev_err(&intel_private.pcidev->dev,
816
			"failed to enable the GTT: PGETBL=%x [expected %x]\n",
817 818 819 820
			readl(reg), intel_private.PGETBL_save);
		return false;
	}

821 822 823
	if (INTEL_GTT_GEN >= 3)
		writel(0, intel_private.registers+GFX_FLSH_CNTL);

824
	return true;
825 826 827 828 829 830 831 832 833 834
}

static int i830_setup(void)
{
	u32 reg_addr;

	pci_read_config_dword(intel_private.pcidev, I810_MMADDR, &reg_addr);
	reg_addr &= 0xfff80000;

	intel_private.registers = ioremap(reg_addr, KB(64));
835 836 837
	if (!intel_private.registers)
		return -ENOMEM;

838 839 840 841 842
	intel_private.gtt_bus_addr = reg_addr + I810_PTE_BASE;

	return 0;
}

843
static int intel_fake_agp_create_gatt_table(struct agp_bridge_data *bridge)
844 845
{
	agp_bridge->gatt_table_real = NULL;
846
	agp_bridge->gatt_table = NULL;
847
	agp_bridge->gatt_bus_addr = 0;
848 849 850 851

	return 0;
}

852
static int intel_fake_agp_free_gatt_table(struct agp_bridge_data *bridge)
853 854 855 856
{
	return 0;
}

857
static int intel_fake_agp_configure(void)
858
{
859 860
	if (!intel_enable_gtt())
	    return -EIO;
861

862
	intel_private.clear_fake_agp = true;
863
	agp_bridge->gart_bus_addr = intel_private.gma_bus_addr;
864 865 866 867

	return 0;
}

868
static bool i830_check_flags(unsigned int flags)
869
{
870 871 872 873 874 875 876 877 878 879 880
	switch (flags) {
	case 0:
	case AGP_PHYS_MEMORY:
	case AGP_USER_CACHED_MEMORY:
	case AGP_USER_MEMORY:
		return true;
	}

	return false;
}

D
Daniel Vetter 已提交
881 882 883 884
void intel_gtt_insert_sg_entries(struct scatterlist *sg_list,
				 unsigned int sg_len,
				 unsigned int pg_start,
				 unsigned int flags)
885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904
{
	struct scatterlist *sg;
	unsigned int len, m;
	int i, j;

	j = pg_start;

	/* sg may merge pages, but we have to separate
	 * per-page addr for GTT */
	for_each_sg(sg_list, sg, sg_len, i) {
		len = sg_dma_len(sg) >> PAGE_SHIFT;
		for (m = 0; m < len; m++) {
			dma_addr_t addr = sg_dma_address(sg) + (m << PAGE_SHIFT);
			intel_private.driver->write_entry(addr,
							  j, flags);
			j++;
		}
	}
	readl(intel_private.gtt+j-1);
}
D
Daniel Vetter 已提交
905 906 907 908 909 910 911 912 913 914 915 916 917 918 919
EXPORT_SYMBOL(intel_gtt_insert_sg_entries);

void intel_gtt_insert_pages(unsigned int first_entry, unsigned int num_entries,
			    struct page **pages, unsigned int flags)
{
	int i, j;

	for (i = 0, j = first_entry; i < num_entries; i++, j++) {
		dma_addr_t addr = page_to_phys(pages[i]);
		intel_private.driver->write_entry(addr,
						  j, flags);
	}
	readl(intel_private.gtt+j-1);
}
EXPORT_SYMBOL(intel_gtt_insert_pages);
920

921 922 923
static int intel_fake_agp_insert_entries(struct agp_memory *mem,
					 off_t pg_start, int type)
{
924 925
	int ret = -EINVAL;

B
Ben Widawsky 已提交
926 927 928
	if (intel_private.base.do_idle_maps)
		return -ENODEV;

929 930 931 932 933 934 935
	if (intel_private.clear_fake_agp) {
		int start = intel_private.base.stolen_size / PAGE_SIZE;
		int end = intel_private.base.gtt_mappable_entries;
		intel_gtt_clear_range(start, end - start);
		intel_private.clear_fake_agp = false;
	}

936 937 938
	if (INTEL_GTT_GEN == 1 && type == AGP_DCACHE_MEMORY)
		return i810_insert_dcache_entries(mem, pg_start, type);

939 940 941
	if (mem->page_count == 0)
		goto out;

942
	if (pg_start + mem->page_count > intel_private.base.gtt_total_entries)
943 944 945 946 947
		goto out_err;

	if (type != mem->type)
		goto out_err;

948
	if (!intel_private.driver->check_flags(type))
949 950 951 952 953
		goto out_err;

	if (!mem->is_flushed)
		global_cache_flush();

D
Daniel Vetter 已提交
954 955 956
	if (intel_private.base.needs_dmar) {
		ret = intel_gtt_map_memory(mem->pages, mem->page_count,
					   &mem->sg_list, &mem->num_sg);
957 958 959 960 961
		if (ret != 0)
			return ret;

		intel_gtt_insert_sg_entries(mem->sg_list, mem->num_sg,
					    pg_start, type);
D
Daniel Vetter 已提交
962 963 964
	} else
		intel_gtt_insert_pages(pg_start, mem->page_count, mem->pages,
				       type);
965 966 967 968 969 970 971 972

out:
	ret = 0;
out_err:
	mem->is_flushed = true;
	return ret;
}

D
Daniel Vetter 已提交
973 974 975 976 977
void intel_gtt_clear_range(unsigned int first_entry, unsigned int num_entries)
{
	unsigned int i;

	for (i = first_entry; i < (first_entry + num_entries); i++) {
978
		intel_private.driver->write_entry(intel_private.base.scratch_page_dma,
D
Daniel Vetter 已提交
979 980 981 982 983 984
						  i, 0);
	}
	readl(intel_private.gtt+i-1);
}
EXPORT_SYMBOL(intel_gtt_clear_range);

985 986
static int intel_fake_agp_remove_entries(struct agp_memory *mem,
					 off_t pg_start, int type)
987 988 989 990
{
	if (mem->page_count == 0)
		return 0;

B
Ben Widawsky 已提交
991 992 993
	if (intel_private.base.do_idle_maps)
		return -ENODEV;

994 995
	intel_gtt_clear_range(pg_start, mem->page_count);

D
Daniel Vetter 已提交
996 997 998 999
	if (intel_private.base.needs_dmar) {
		intel_gtt_unmap_memory(mem->sg_list, mem->num_sg);
		mem->sg_list = NULL;
		mem->num_sg = 0;
1000
	}
D
Daniel Vetter 已提交
1001

1002 1003 1004
	return 0;
}

1005 1006
static struct agp_memory *intel_fake_agp_alloc_by_type(size_t pg_count,
						       int type)
1007
{
1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023
	struct agp_memory *new;

	if (type == AGP_DCACHE_MEMORY && INTEL_GTT_GEN == 1) {
		if (pg_count != intel_private.num_dcache_entries)
			return NULL;

		new = agp_create_memory(1);
		if (new == NULL)
			return NULL;

		new->type = AGP_DCACHE_MEMORY;
		new->page_count = pg_count;
		new->num_scratch_pages = 0;
		agp_free_page_array(new);
		return new;
	}
1024 1025 1026 1027 1028 1029 1030 1031 1032
	if (type == AGP_PHYS_MEMORY)
		return alloc_agpphysmem_i8xx(pg_count, type);
	/* always return NULL for other allocation types for now */
	return NULL;
}

static int intel_alloc_chipset_flush_resource(void)
{
	int ret;
1033
	ret = pci_bus_alloc_resource(intel_private.bridge_dev->bus, &intel_private.ifp_resource, PAGE_SIZE,
1034
				     PAGE_SIZE, PCIBIOS_MIN_MEM, 0,
1035
				     pcibios_align_resource, intel_private.bridge_dev);
1036 1037 1038 1039 1040 1041 1042 1043 1044

	return ret;
}

static void intel_i915_setup_chipset_flush(void)
{
	int ret;
	u32 temp;

1045
	pci_read_config_dword(intel_private.bridge_dev, I915_IFPADDR, &temp);
1046 1047 1048
	if (!(temp & 0x1)) {
		intel_alloc_chipset_flush_resource();
		intel_private.resource_valid = 1;
1049
		pci_write_config_dword(intel_private.bridge_dev, I915_IFPADDR, (intel_private.ifp_resource.start & 0xffffffff) | 0x1);
1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067
	} else {
		temp &= ~1;

		intel_private.resource_valid = 1;
		intel_private.ifp_resource.start = temp;
		intel_private.ifp_resource.end = temp + PAGE_SIZE;
		ret = request_resource(&iomem_resource, &intel_private.ifp_resource);
		/* some BIOSes reserve this area in a pnp some don't */
		if (ret)
			intel_private.resource_valid = 0;
	}
}

static void intel_i965_g33_setup_chipset_flush(void)
{
	u32 temp_hi, temp_lo;
	int ret;

1068 1069
	pci_read_config_dword(intel_private.bridge_dev, I965_IFPADDR + 4, &temp_hi);
	pci_read_config_dword(intel_private.bridge_dev, I965_IFPADDR, &temp_lo);
1070 1071 1072 1073 1074 1075

	if (!(temp_lo & 0x1)) {

		intel_alloc_chipset_flush_resource();

		intel_private.resource_valid = 1;
1076
		pci_write_config_dword(intel_private.bridge_dev, I965_IFPADDR + 4,
1077
			upper_32_bits(intel_private.ifp_resource.start));
1078
		pci_write_config_dword(intel_private.bridge_dev, I965_IFPADDR, (intel_private.ifp_resource.start & 0xffffffff) | 0x1);
1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100
	} else {
		u64 l64;

		temp_lo &= ~0x1;
		l64 = ((u64)temp_hi << 32) | temp_lo;

		intel_private.resource_valid = 1;
		intel_private.ifp_resource.start = l64;
		intel_private.ifp_resource.end = l64 + PAGE_SIZE;
		ret = request_resource(&iomem_resource, &intel_private.ifp_resource);
		/* some BIOSes reserve this area in a pnp some don't */
		if (ret)
			intel_private.resource_valid = 0;
	}
}

static void intel_i9xx_setup_flush(void)
{
	/* return if already configured */
	if (intel_private.ifp_resource.start)
		return;

1101
	if (INTEL_GTT_GEN == 6)
1102 1103 1104 1105 1106 1107 1108
		return;

	/* setup a resource for this object */
	intel_private.ifp_resource.name = "Intel Flush Page";
	intel_private.ifp_resource.flags = IORESOURCE_MEM;

	/* Setup chipset flush for 915 */
1109
	if (IS_G33 || INTEL_GTT_GEN >= 4) {
1110 1111 1112 1113 1114
		intel_i965_g33_setup_chipset_flush();
	} else {
		intel_i915_setup_chipset_flush();
	}

1115
	if (intel_private.ifp_resource.start)
1116
		intel_private.i9xx_flush_page = ioremap_nocache(intel_private.ifp_resource.start, PAGE_SIZE);
1117 1118 1119
	if (!intel_private.i9xx_flush_page)
		dev_err(&intel_private.pcidev->dev,
			"can't ioremap flush page - no chipset flushing\n");
1120 1121
}

1122 1123 1124 1125 1126 1127 1128 1129 1130 1131
static void i9xx_cleanup(void)
{
	if (intel_private.i9xx_flush_page)
		iounmap(intel_private.i9xx_flush_page);
	if (intel_private.resource_valid)
		release_resource(&intel_private.ifp_resource);
	intel_private.ifp_resource.start = 0;
	intel_private.resource_valid = 0;
}

1132
static void i9xx_chipset_flush(void)
1133 1134 1135 1136 1137
{
	if (intel_private.i9xx_flush_page)
		writel(1, intel_private.i9xx_flush_page);
}

1138 1139
static void i965_write_entry(dma_addr_t addr,
			     unsigned int entry,
1140 1141
			     unsigned int flags)
{
1142 1143 1144 1145 1146 1147
	u32 pte_flags;

	pte_flags = I810_PTE_VALID;
	if (flags == AGP_USER_CACHED_MEMORY)
		pte_flags |= I830_PTE_SYSTEM_CACHED;

1148 1149
	/* Shift high bits down */
	addr |= (addr >> 28) & 0xf0;
1150
	writel(addr | pte_flags, intel_private.gtt + entry);
1151 1152
}

1153 1154 1155 1156 1157
static bool gen6_check_flags(unsigned int flags)
{
	return true;
}

1158 1159 1160 1161 1162 1163 1164
static void gen6_write_entry(dma_addr_t addr, unsigned int entry,
			     unsigned int flags)
{
	unsigned int type_mask = flags & ~AGP_USER_CACHED_MEMORY_GFDT;
	unsigned int gfdt = flags & AGP_USER_CACHED_MEMORY_GFDT;
	u32 pte_flags;

1165
	if (type_mask == AGP_USER_MEMORY)
1166
		pte_flags = GEN6_PTE_UNCACHED | I810_PTE_VALID;
1167
	else if (type_mask == AGP_USER_CACHED_MEMORY_LLC_MLC) {
1168
		pte_flags = GEN6_PTE_LLC_MLC | I810_PTE_VALID;
1169 1170 1171
		if (gfdt)
			pte_flags |= GEN6_PTE_GFDT;
	} else { /* set 'normal'/'cached' to LLC by default */
1172
		pte_flags = GEN6_PTE_LLC | I810_PTE_VALID;
1173 1174 1175 1176 1177 1178 1179 1180 1181
		if (gfdt)
			pte_flags |= GEN6_PTE_GFDT;
	}

	/* gen6 has bit11-4 for physical addr bit39-32 */
	addr |= (addr >> 28) & 0xff0;
	writel(addr | pte_flags, intel_private.gtt + entry);
}

1182 1183 1184 1185
static void gen6_cleanup(void)
{
}

B
Ben Widawsky 已提交
1186 1187 1188 1189 1190
/* Certain Gen5 chipsets require require idling the GPU before
 * unmapping anything from the GTT when VT-d is enabled.
 */
static inline int needs_idle_maps(void)
{
1191
#ifdef CONFIG_INTEL_IOMMU
B
Ben Widawsky 已提交
1192
	const unsigned short gpu_devid = intel_private.pcidev->device;
1193
	extern int intel_iommu_gfx_mapped;
B
Ben Widawsky 已提交
1194 1195 1196 1197 1198 1199 1200 1201

	/* Query intel_iommu to see if we need the workaround. Presumably that
	 * was loaded first.
	 */
	if ((gpu_devid == PCI_DEVICE_ID_INTEL_IRONLAKE_M_HB ||
	     gpu_devid == PCI_DEVICE_ID_INTEL_IRONLAKE_M_IG) &&
	     intel_iommu_gfx_mapped)
		return 1;
1202
#endif
B
Ben Widawsky 已提交
1203 1204 1205
	return 0;
}

1206
static int i9xx_setup(void)
1207
{
1208
	u32 reg_addr;
1209

1210
	pci_read_config_dword(intel_private.pcidev, I915_MMADDR, &reg_addr);
1211

1212
	reg_addr &= 0xfff80000;
1213

1214
	intel_private.registers = ioremap(reg_addr, 128 * 4096);
1215
	if (!intel_private.registers)
1216 1217
		return -ENOMEM;

1218 1219
	if (INTEL_GTT_GEN == 3) {
		u32 gtt_addr;
1220

1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239
		pci_read_config_dword(intel_private.pcidev,
				      I915_PTEADDR, &gtt_addr);
		intel_private.gtt_bus_addr = gtt_addr;
	} else {
		u32 gtt_offset;

		switch (INTEL_GTT_GEN) {
		case 5:
		case 6:
			gtt_offset = MB(2);
			break;
		case 4:
		default:
			gtt_offset =  KB(512);
			break;
		}
		intel_private.gtt_bus_addr = reg_addr + gtt_offset;
	}

1240
	if (needs_idle_maps())
B
Ben Widawsky 已提交
1241 1242
		intel_private.base.do_idle_maps = 1;

1243 1244 1245 1246 1247
	intel_i9xx_setup_flush();

	return 0;
}

1248
static const struct agp_bridge_driver intel_fake_agp_driver = {
1249 1250
	.owner			= THIS_MODULE,
	.size_type		= FIXED_APER_SIZE,
1251 1252
	.aperture_sizes		= intel_fake_agp_sizes,
	.num_aperture_sizes	= ARRAY_SIZE(intel_fake_agp_sizes),
1253
	.configure		= intel_fake_agp_configure,
1254
	.fetch_size		= intel_fake_agp_fetch_size,
1255
	.cleanup		= intel_gtt_cleanup,
1256
	.agp_enable		= intel_fake_agp_enable,
1257
	.cache_flush		= global_cache_flush,
1258
	.create_gatt_table	= intel_fake_agp_create_gatt_table,
1259
	.free_gatt_table	= intel_fake_agp_free_gatt_table,
1260 1261
	.insert_memory		= intel_fake_agp_insert_entries,
	.remove_memory		= intel_fake_agp_remove_entries,
1262
	.alloc_by_type		= intel_fake_agp_alloc_by_type,
1263 1264 1265 1266 1267 1268
	.free_by_type		= intel_i810_free_by_type,
	.agp_alloc_page		= agp_generic_alloc_page,
	.agp_alloc_pages        = agp_generic_alloc_pages,
	.agp_destroy_page	= agp_generic_destroy_page,
	.agp_destroy_pages      = agp_generic_destroy_pages,
};
1269

1270 1271
static const struct intel_gtt_driver i81x_gtt_driver = {
	.gen = 1,
1272
	.has_pgtbl_enable = 1,
1273
	.dma_mask_size = 32,
1274 1275
	.setup = i810_setup,
	.cleanup = i810_cleanup,
1276 1277
	.check_flags = i830_check_flags,
	.write_entry = i810_write_entry,
1278
};
1279 1280
static const struct intel_gtt_driver i8xx_gtt_driver = {
	.gen = 2,
1281
	.has_pgtbl_enable = 1,
1282
	.setup = i830_setup,
1283
	.cleanup = i830_cleanup,
1284
	.write_entry = i830_write_entry,
1285
	.dma_mask_size = 32,
1286
	.check_flags = i830_check_flags,
1287
	.chipset_flush = i830_chipset_flush,
1288 1289 1290
};
static const struct intel_gtt_driver i915_gtt_driver = {
	.gen = 3,
1291
	.has_pgtbl_enable = 1,
1292
	.setup = i9xx_setup,
1293
	.cleanup = i9xx_cleanup,
1294
	/* i945 is the last gpu to need phys mem (for overlay and cursors). */
1295
	.write_entry = i830_write_entry,
1296
	.dma_mask_size = 32,
1297
	.check_flags = i830_check_flags,
1298
	.chipset_flush = i9xx_chipset_flush,
1299 1300 1301 1302
};
static const struct intel_gtt_driver g33_gtt_driver = {
	.gen = 3,
	.is_g33 = 1,
1303
	.setup = i9xx_setup,
1304
	.cleanup = i9xx_cleanup,
1305
	.write_entry = i965_write_entry,
1306
	.dma_mask_size = 36,
1307
	.check_flags = i830_check_flags,
1308
	.chipset_flush = i9xx_chipset_flush,
1309 1310 1311 1312
};
static const struct intel_gtt_driver pineview_gtt_driver = {
	.gen = 3,
	.is_pineview = 1, .is_g33 = 1,
1313
	.setup = i9xx_setup,
1314
	.cleanup = i9xx_cleanup,
1315
	.write_entry = i965_write_entry,
1316
	.dma_mask_size = 36,
1317
	.check_flags = i830_check_flags,
1318
	.chipset_flush = i9xx_chipset_flush,
1319 1320 1321
};
static const struct intel_gtt_driver i965_gtt_driver = {
	.gen = 4,
1322
	.has_pgtbl_enable = 1,
1323
	.setup = i9xx_setup,
1324
	.cleanup = i9xx_cleanup,
1325
	.write_entry = i965_write_entry,
1326
	.dma_mask_size = 36,
1327
	.check_flags = i830_check_flags,
1328
	.chipset_flush = i9xx_chipset_flush,
1329 1330 1331
};
static const struct intel_gtt_driver g4x_gtt_driver = {
	.gen = 5,
1332
	.setup = i9xx_setup,
1333
	.cleanup = i9xx_cleanup,
1334
	.write_entry = i965_write_entry,
1335
	.dma_mask_size = 36,
1336
	.check_flags = i830_check_flags,
1337
	.chipset_flush = i9xx_chipset_flush,
1338 1339 1340 1341
};
static const struct intel_gtt_driver ironlake_gtt_driver = {
	.gen = 5,
	.is_ironlake = 1,
1342
	.setup = i9xx_setup,
1343
	.cleanup = i9xx_cleanup,
1344
	.write_entry = i965_write_entry,
1345
	.dma_mask_size = 36,
1346
	.check_flags = i830_check_flags,
1347
	.chipset_flush = i9xx_chipset_flush,
1348 1349 1350
};
static const struct intel_gtt_driver sandybridge_gtt_driver = {
	.gen = 6,
1351
	.setup = i9xx_setup,
1352
	.cleanup = gen6_cleanup,
1353
	.write_entry = gen6_write_entry,
1354
	.dma_mask_size = 40,
1355
	.check_flags = gen6_check_flags,
1356
	.chipset_flush = i9xx_chipset_flush,
1357 1358
};

1359 1360 1361 1362 1363 1364 1365
/* Table to describe Intel GMCH and AGP/PCIE GART drivers.  At least one of
 * driver and gmch_driver must be non-null, and find_gmch will determine
 * which one should be used if a gmch_chip_id is present.
 */
static const struct intel_gtt_driver_description {
	unsigned int gmch_chip_id;
	char *name;
1366
	const struct intel_gtt_driver *gtt_driver;
1367
} intel_gtt_chipsets[] = {
1368
	{ PCI_DEVICE_ID_INTEL_82810_IG1, "i810",
1369
		&i81x_gtt_driver},
1370
	{ PCI_DEVICE_ID_INTEL_82810_IG3, "i810",
1371
		&i81x_gtt_driver},
1372
	{ PCI_DEVICE_ID_INTEL_82810E_IG, "i810",
1373
		&i81x_gtt_driver},
1374
	{ PCI_DEVICE_ID_INTEL_82815_CGC, "i815",
1375
		&i81x_gtt_driver},
1376
	{ PCI_DEVICE_ID_INTEL_82830_CGC, "830M",
1377
		&i8xx_gtt_driver},
1378
	{ PCI_DEVICE_ID_INTEL_82845G_IG, "845G",
1379
		&i8xx_gtt_driver},
1380
	{ PCI_DEVICE_ID_INTEL_82854_IG, "854",
1381
		&i8xx_gtt_driver},
1382
	{ PCI_DEVICE_ID_INTEL_82855GM_IG, "855GM",
1383
		&i8xx_gtt_driver},
1384
	{ PCI_DEVICE_ID_INTEL_82865_IG, "865",
1385
		&i8xx_gtt_driver},
1386
	{ PCI_DEVICE_ID_INTEL_E7221_IG, "E7221 (i915)",
1387
		&i915_gtt_driver },
1388
	{ PCI_DEVICE_ID_INTEL_82915G_IG, "915G",
1389
		&i915_gtt_driver },
1390
	{ PCI_DEVICE_ID_INTEL_82915GM_IG, "915GM",
1391
		&i915_gtt_driver },
1392
	{ PCI_DEVICE_ID_INTEL_82945G_IG, "945G",
1393
		&i915_gtt_driver },
1394
	{ PCI_DEVICE_ID_INTEL_82945GM_IG, "945GM",
1395
		&i915_gtt_driver },
1396
	{ PCI_DEVICE_ID_INTEL_82945GME_IG, "945GME",
1397
		&i915_gtt_driver },
1398
	{ PCI_DEVICE_ID_INTEL_82946GZ_IG, "946GZ",
1399
		&i965_gtt_driver },
1400
	{ PCI_DEVICE_ID_INTEL_82G35_IG, "G35",
1401
		&i965_gtt_driver },
1402
	{ PCI_DEVICE_ID_INTEL_82965Q_IG, "965Q",
1403
		&i965_gtt_driver },
1404
	{ PCI_DEVICE_ID_INTEL_82965G_IG, "965G",
1405
		&i965_gtt_driver },
1406
	{ PCI_DEVICE_ID_INTEL_82965GM_IG, "965GM",
1407
		&i965_gtt_driver },
1408
	{ PCI_DEVICE_ID_INTEL_82965GME_IG, "965GME/GLE",
1409
		&i965_gtt_driver },
1410
	{ PCI_DEVICE_ID_INTEL_G33_IG, "G33",
1411
		&g33_gtt_driver },
1412
	{ PCI_DEVICE_ID_INTEL_Q35_IG, "Q35",
1413
		&g33_gtt_driver },
1414
	{ PCI_DEVICE_ID_INTEL_Q33_IG, "Q33",
1415
		&g33_gtt_driver },
1416
	{ PCI_DEVICE_ID_INTEL_PINEVIEW_M_IG, "GMA3150",
1417
		&pineview_gtt_driver },
1418
	{ PCI_DEVICE_ID_INTEL_PINEVIEW_IG, "GMA3150",
1419
		&pineview_gtt_driver },
1420
	{ PCI_DEVICE_ID_INTEL_GM45_IG, "GM45",
1421
		&g4x_gtt_driver },
1422
	{ PCI_DEVICE_ID_INTEL_EAGLELAKE_IG, "Eaglelake",
1423
		&g4x_gtt_driver },
1424
	{ PCI_DEVICE_ID_INTEL_Q45_IG, "Q45/Q43",
1425
		&g4x_gtt_driver },
1426
	{ PCI_DEVICE_ID_INTEL_G45_IG, "G45/G43",
1427
		&g4x_gtt_driver },
1428
	{ PCI_DEVICE_ID_INTEL_B43_IG, "B43",
1429
		&g4x_gtt_driver },
1430
	{ PCI_DEVICE_ID_INTEL_B43_1_IG, "B43",
1431
		&g4x_gtt_driver },
1432
	{ PCI_DEVICE_ID_INTEL_G41_IG, "G41",
1433
		&g4x_gtt_driver },
1434
	{ PCI_DEVICE_ID_INTEL_IRONLAKE_D_IG,
1435
	    "HD Graphics", &ironlake_gtt_driver },
1436
	{ PCI_DEVICE_ID_INTEL_IRONLAKE_M_IG,
1437
	    "HD Graphics", &ironlake_gtt_driver },
1438
	{ PCI_DEVICE_ID_INTEL_SANDYBRIDGE_GT1_IG,
1439
	    "Sandybridge", &sandybridge_gtt_driver },
1440
	{ PCI_DEVICE_ID_INTEL_SANDYBRIDGE_GT2_IG,
1441
	    "Sandybridge", &sandybridge_gtt_driver },
1442
	{ PCI_DEVICE_ID_INTEL_SANDYBRIDGE_GT2_PLUS_IG,
1443
	    "Sandybridge", &sandybridge_gtt_driver },
1444
	{ PCI_DEVICE_ID_INTEL_SANDYBRIDGE_M_GT1_IG,
1445
	    "Sandybridge", &sandybridge_gtt_driver },
1446
	{ PCI_DEVICE_ID_INTEL_SANDYBRIDGE_M_GT2_IG,
1447
	    "Sandybridge", &sandybridge_gtt_driver },
1448
	{ PCI_DEVICE_ID_INTEL_SANDYBRIDGE_M_GT2_PLUS_IG,
1449
	    "Sandybridge", &sandybridge_gtt_driver },
1450
	{ PCI_DEVICE_ID_INTEL_SANDYBRIDGE_S_IG,
1451
	    "Sandybridge", &sandybridge_gtt_driver },
J
Jesse Barnes 已提交
1452 1453 1454 1455 1456 1457 1458 1459 1460
	{ PCI_DEVICE_ID_INTEL_IVYBRIDGE_GT1_IG,
	    "Ivybridge", &sandybridge_gtt_driver },
	{ PCI_DEVICE_ID_INTEL_IVYBRIDGE_GT2_IG,
	    "Ivybridge", &sandybridge_gtt_driver },
	{ PCI_DEVICE_ID_INTEL_IVYBRIDGE_M_GT1_IG,
	    "Ivybridge", &sandybridge_gtt_driver },
	{ PCI_DEVICE_ID_INTEL_IVYBRIDGE_M_GT2_IG,
	    "Ivybridge", &sandybridge_gtt_driver },
	{ PCI_DEVICE_ID_INTEL_IVYBRIDGE_S_GT1_IG,
1461 1462
	    "Ivybridge", &sandybridge_gtt_driver },
	{ PCI_DEVICE_ID_INTEL_IVYBRIDGE_S_GT2_IG,
J
Jesse Barnes 已提交
1463
	    "Ivybridge", &sandybridge_gtt_driver },
1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483
	{ 0, NULL, NULL }
};

static int find_gmch(u16 device)
{
	struct pci_dev *gmch_device;

	gmch_device = pci_get_device(PCI_VENDOR_ID_INTEL, device, NULL);
	if (gmch_device && PCI_FUNC(gmch_device->devfn) != 0) {
		gmch_device = pci_get_device(PCI_VENDOR_ID_INTEL,
					     device, gmch_device);
	}

	if (!gmch_device)
		return 0;

	intel_private.pcidev = gmch_device;
	return 1;
}

1484
int intel_gmch_probe(struct pci_dev *pdev,
1485 1486 1487
				      struct agp_bridge_data *bridge)
{
	int i, mask;
1488
	intel_private.driver = NULL;
1489 1490 1491

	for (i = 0; intel_gtt_chipsets[i].name != NULL; i++) {
		if (find_gmch(intel_gtt_chipsets[i].gmch_chip_id)) {
1492
			intel_private.driver =
1493
				intel_gtt_chipsets[i].gtt_driver;
1494 1495 1496 1497
			break;
		}
	}

1498
	if (!intel_private.driver)
1499 1500
		return 0;

1501
	bridge->driver = &intel_fake_agp_driver;
1502 1503 1504
	bridge->dev_private_data = &intel_private;
	bridge->dev = pdev;

1505 1506
	intel_private.bridge_dev = pci_dev_get(pdev);

1507 1508
	dev_info(&pdev->dev, "Intel %s Chipset\n", intel_gtt_chipsets[i].name);

1509
	mask = intel_private.driver->dma_mask_size;
1510 1511 1512 1513 1514 1515 1516
	if (pci_set_dma_mask(intel_private.pcidev, DMA_BIT_MASK(mask)))
		dev_err(&intel_private.pcidev->dev,
			"set gfx device dma mask %d-bit failed!\n", mask);
	else
		pci_set_consistent_dma_mask(intel_private.pcidev,
					    DMA_BIT_MASK(mask));

1517 1518
	/*if (bridge->driver == &intel_810_driver)
		return 1;*/
1519

1520 1521
	if (intel_gtt_init() != 0)
		return 0;
1522

1523 1524
	return 1;
}
1525
EXPORT_SYMBOL(intel_gmch_probe);
1526

1527
const struct intel_gtt *intel_gtt_get(void)
1528 1529 1530 1531 1532
{
	return &intel_private.base;
}
EXPORT_SYMBOL(intel_gtt_get);

1533 1534 1535 1536 1537 1538 1539
void intel_gtt_chipset_flush(void)
{
	if (intel_private.driver->chipset_flush)
		intel_private.driver->chipset_flush();
}
EXPORT_SYMBOL(intel_gtt_chipset_flush);

1540
void intel_gmch_remove(struct pci_dev *pdev)
1541 1542 1543
{
	if (intel_private.pcidev)
		pci_dev_put(intel_private.pcidev);
1544 1545
	if (intel_private.bridge_dev)
		pci_dev_put(intel_private.bridge_dev);
1546
}
1547 1548 1549 1550
EXPORT_SYMBOL(intel_gmch_remove);

MODULE_AUTHOR("Dave Jones <davej@redhat.com>");
MODULE_LICENSE("GPL and additional rights");