Kconfig 64.1 KB
Newer Older
L
Linus Torvalds 已提交
1 2 3
config ARM
	bool
	default y
4
	select HAVE_AOUT
5
	select HAVE_DMA_API_DEBUG
6
	select HAVE_IDE if PCI || ISA || PCMCIA
R
Russell King 已提交
7
	select HAVE_MEMBLOCK
8
	select RTC_LIB
9
	select SYS_SUPPORTS_APM_EMULATION
10
	select GENERIC_ATOMIC64 if (CPU_V6 || !CPU_32v6K || !AEABI)
11
	select HAVE_OPROFILE if (HAVE_PERF_EVENTS)
J
Jason Wessel 已提交
12
	select HAVE_ARCH_KGDB
13
	select HAVE_KPROBES if !XIP_KERNEL
14
	select HAVE_KRETPROBES if (HAVE_KPROBES)
15
	select HAVE_FUNCTION_TRACER if (!XIP_KERNEL)
16 17
	select HAVE_FTRACE_MCOUNT_RECORD if (!XIP_KERNEL)
	select HAVE_DYNAMIC_FTRACE if (!XIP_KERNEL)
18
	select HAVE_FUNCTION_GRAPH_TRACER if (!THUMB2_KERNEL)
19
	select HAVE_GENERIC_DMA_COHERENT
20 21
	select HAVE_KERNEL_GZIP
	select HAVE_KERNEL_LZO
22
	select HAVE_KERNEL_LZMA
23
	select HAVE_IRQ_WORK
24 25
	select HAVE_PERF_EVENTS
	select PERF_USE_VMALLOC
26
	select HAVE_REGS_AND_STACK_ACCESS_API
27
	select HAVE_HW_BREAKPOINT if (PERF_EVENTS && (CPU_V6 || CPU_V6K || CPU_V7))
28
	select HAVE_C_RECORDMCOUNT
29 30
	select HAVE_GENERIC_HARDIRQS
	select HAVE_SPARSE_IRQ
31
	select GENERIC_IRQ_SHOW
32
	select CPU_PM if (SUSPEND || CPU_IDLE)
L
Linus Torvalds 已提交
33 34
	help
	  The ARM series is a line of low-power-consumption RISC chip designs
35
	  licensed by ARM Ltd and targeted at embedded applications and
L
Linus Torvalds 已提交
36
	  handhelds such as the Compaq IPAQ.  ARM-based PCs are no longer
37
	  manufactured, but legacy ARM-based PC hardware remains popular in
L
Linus Torvalds 已提交
38 39 40
	  Europe.  There is an ARM Linux project with a web page at
	  <http://www.arm.linux.org.uk/>.

41 42 43
config ARM_HAS_SG_CHAIN
	bool

R
Russell King 已提交
44 45 46
config HAVE_PWM
	bool

47 48 49
config MIGHT_HAVE_PCI
	bool

50 51 52
config SYS_SUPPORTS_APM_EMULATION
	bool

53 54 55
config HAVE_SCHED_CLOCK
	bool

D
David Brownell 已提交
56 57 58
config GENERIC_GPIO
	bool

59 60 61
config ARCH_USES_GETTIMEOFFSET
	bool
	default n
62

63 64 65
config GENERIC_CLOCKEVENTS
	bool

66 67 68
config GENERIC_CLOCKEVENTS_BROADCAST
	bool
	depends on GENERIC_CLOCKEVENTS
69
	default y if SMP
70

71 72 73 74
config KTIME_SCALAR
	bool
	default y

75 76 77 78
config HAVE_TCM
	bool
	select GENERIC_ALLOCATOR

79 80 81
config HAVE_PROC_CPU
	bool

A
Al Viro 已提交
82 83 84
config NO_IOPORT
	bool

L
Linus Torvalds 已提交
85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110
config EISA
	bool
	---help---
	  The Extended Industry Standard Architecture (EISA) bus was
	  developed as an open alternative to the IBM MicroChannel bus.

	  The EISA bus provided some of the features of the IBM MicroChannel
	  bus while maintaining backward compatibility with cards made for
	  the older ISA bus.  The EISA bus saw limited use between 1988 and
	  1995 when it was made obsolete by the PCI bus.

	  Say Y here if you are building a kernel for an EISA-based machine.

	  Otherwise, say N.

config SBUS
	bool

config MCA
	bool
	help
	  MicroChannel Architecture is found in some IBM PS/2 machines and
	  laptops.  It is a bus system similar to PCI or ISA. See
	  <file:Documentation/mca.txt> (and especially the web page given
	  there) before attempting to build an MCA bus kernel.

111 112 113 114
config STACKTRACE_SUPPORT
	bool
	default y

N
Nicolas Pitre 已提交
115 116 117 118 119
config HAVE_LATENCYTOP_SUPPORT
	bool
	depends on !SMP
	default y

120 121 122 123
config LOCKDEP_SUPPORT
	bool
	default y

R
Russell King 已提交
124 125 126 127
config TRACE_IRQFLAGS_SUPPORT
	bool
	default y

128 129 130 131 132 133 134 135
config HARDIRQS_SW_RESEND
	bool
	default y

config GENERIC_IRQ_PROBE
	bool
	default y

N
Nick Piggin 已提交
136 137 138 139 140
config GENERIC_LOCKBREAK
	bool
	default y
	depends on SMP && PREEMPT

L
Linus Torvalds 已提交
141 142 143 144 145 146 147
config RWSEM_GENERIC_SPINLOCK
	bool
	default y

config RWSEM_XCHGADD_ALGORITHM
	bool

148 149 150 151 152 153
config ARCH_HAS_ILOG2_U32
	bool

config ARCH_HAS_ILOG2_U64
	bool

154 155 156 157 158 159 160
config ARCH_HAS_CPUFREQ
	bool
	help
	  Internal node to signify that the ARCH has CPUFREQ support
	  and that the relevant menu configurations are displayed for
	  it.

161 162 163
config ARCH_HAS_CPU_IDLE_WAIT
       def_bool y

164 165 166 167
config GENERIC_HWEIGHT
	bool
	default y

L
Linus Torvalds 已提交
168 169 170 171
config GENERIC_CALIBRATE_DELAY
	bool
	default y

172 173 174
config ARCH_MAY_HAVE_PC_FDC
	bool

175 176 177
config ZONE_DMA
	bool

178 179 180
config NEED_DMA_MAP_STATE
       def_bool y

L
Linus Torvalds 已提交
181 182 183 184 185 186
config GENERIC_ISA_DMA
	bool

config FIQ
	bool

187 188 189
config ARCH_MTD_XIP
	bool

190 191
config VECTORS_BASE
	hex
192
	default 0xffff0000 if MMU || CPU_HIGH_VECTOR
193 194 195 196 197
	default DRAM_BASE if REMAP_VECTORS_TO_RAM
	default 0x00000000
	help
	  The base address of exception vectors.

198
config ARM_PATCH_PHYS_VIRT
199 200
	bool "Patch physical to virtual translations at runtime" if EMBEDDED
	default y
N
Nicolas Pitre 已提交
201
	depends on !XIP_KERNEL && MMU
202 203
	depends on !ARCH_REALVIEW || !SPARSEMEM
	help
204 205 206
	  Patch phys-to-virt and virt-to-phys translation functions at
	  boot and module load time according to the position of the
	  kernel in system memory.
207

208
	  This can only be used with non-XIP MMU kernels where the base
209
	  of physical memory is at a 16MB boundary.
210

211 212 213
	  Only disable this option if you know that you do not require
	  this feature (eg, building a kernel for a single machine) and
	  you need to shrink the kernel to the minimal size.
214

215
config NEED_MACH_MEMORY_H
216 217
	bool
	help
218 219 220
	  Select this when mach/memory.h is required to provide special
	  definitions for this platform.  The need for mach/memory.h should
	  be avoided when possible.
221

222 223
config PHYS_OFFSET
	hex "Physical address of main memory"
224
	depends on !ARM_PATCH_PHYS_VIRT && !NEED_MACH_MEMORY_H
225
	help
226 227
	  Please provide the physical address corresponding to the
	  location of main memory in your system.
228

229 230 231 232
config GENERIC_BUG
	def_bool y
	depends on BUG

L
Linus Torvalds 已提交
233 234
source "init/Kconfig"

235 236
source "kernel/Kconfig.freezer"

L
Linus Torvalds 已提交
237 238
menu "System Type"

239 240 241 242 243 244 245
config MMU
	bool "MMU-based Paged Memory Management Support"
	default y
	help
	  Select if you want MMU-based virtualised addressing space
	  support by paged memory management. If unsure, say 'Y'.

246 247 248 249
#
# The "ARM system type" choice list is ordered alphabetically by option
# text.  Please add new entries in the option alphabetic order.
#
L
Linus Torvalds 已提交
250 251
choice
	prompt "ARM system type"
252
	default ARCH_VERSATILE
L
Linus Torvalds 已提交
253

254 255 256
config ARCH_INTEGRATOR
	bool "ARM Ltd. Integrator family"
	select ARM_AMBA
257
	select ARCH_HAS_CPUFREQ
258
	select CLKDEV_LOOKUP
259
	select HAVE_MACH_CLKDEV
260
	select ICST
261
	select GENERIC_CLOCKEVENTS
262
	select PLAT_VERSATILE
263
	select PLAT_VERSATILE_FPGA_IRQ
264
	select NEED_MACH_MEMORY_H
265 266 267 268 269 270
	help
	  Support for ARM's Integrator platform.

config ARCH_REALVIEW
	bool "ARM Ltd. RealView family"
	select ARM_AMBA
271
	select CLKDEV_LOOKUP
272
	select HAVE_MACH_CLKDEV
273
	select ICST
274
	select GENERIC_CLOCKEVENTS
275
	select ARCH_WANT_OPTIONAL_GPIOLIB
276
	select PLAT_VERSATILE
277
	select PLAT_VERSATILE_CLCD
278
	select ARM_TIMER_SP804
279
	select GPIO_PL061 if GPIOLIB
280
	select NEED_MACH_MEMORY_H
281 282 283 284 285 286 287
	help
	  This enables support for ARM Ltd RealView boards.

config ARCH_VERSATILE
	bool "ARM Ltd. Versatile family"
	select ARM_AMBA
	select ARM_VIC
288
	select CLKDEV_LOOKUP
289
	select HAVE_MACH_CLKDEV
290
	select ICST
291
	select GENERIC_CLOCKEVENTS
292
	select ARCH_WANT_OPTIONAL_GPIOLIB
293
	select PLAT_VERSATILE
294
	select PLAT_VERSATILE_CLCD
295
	select PLAT_VERSATILE_FPGA_IRQ
296
	select ARM_TIMER_SP804
297 298 299
	help
	  This enables support for ARM Ltd Versatile board.

300 301 302 303 304
config ARCH_VEXPRESS
	bool "ARM Ltd. Versatile Express family"
	select ARCH_WANT_OPTIONAL_GPIOLIB
	select ARM_AMBA
	select ARM_TIMER_SP804
305
	select CLKDEV_LOOKUP
306
	select HAVE_MACH_CLKDEV
307 308
	select GENERIC_CLOCKEVENTS
	select HAVE_CLK
309
	select HAVE_PATA_PLATFORM
310 311
	select ICST
	select PLAT_VERSATILE
312
	select PLAT_VERSATILE_CLCD
313 314 315
	help
	  This enables support for the ARM Ltd Versatile Express boards.

316 317
config ARCH_AT91
	bool "Atmel AT91"
318
	select ARCH_REQUIRE_GPIOLIB
D
David Brownell 已提交
319
	select HAVE_CLK
320
	select CLKDEV_LOOKUP
321
	help
322 323
	  This enables support for systems based on the Atmel AT91RM9200,
	  AT91SAM9 and AT91CAP9 processors.
324

325 326 327 328 329
config ARCH_BCMRING
	bool "Broadcom BCMRING"
	depends on MMU
	select CPU_V6
	select ARM_AMBA
330
	select ARM_TIMER_SP804
331
	select CLKDEV_LOOKUP
332 333 334 335 336
	select GENERIC_CLOCKEVENTS
	select ARCH_WANT_OPTIONAL_GPIOLIB
	help
	  Support for Broadcom's BCMRing platform.

337 338 339 340 341 342 343 344 345 346 347 348 349 350
config ARCH_HIGHBANK
	bool "Calxeda Highbank-based"
	select ARCH_WANT_OPTIONAL_GPIOLIB
	select ARM_AMBA
	select ARM_GIC
	select ARM_TIMER_SP804
	select CLKDEV_LOOKUP
	select CPU_V7
	select GENERIC_CLOCKEVENTS
	select HAVE_ARM_SCU
	select USE_OF
	help
	  Support for the Calxeda Highbank SoC based boards.

L
Linus Torvalds 已提交
351
config ARCH_CLPS711X
352
	bool "Cirrus Logic CLPS711x/EP721x-based"
353
	select CPU_ARM720T
354
	select ARCH_USES_GETTIMEOFFSET
355
	select NEED_MACH_MEMORY_H
356 357
	help
	  Support for Cirrus Logic 711x/721x based boards.
L
Linus Torvalds 已提交
358

359 360
config ARCH_CNS3XXX
	bool "Cavium Networks CNS3XXX family"
I
Imre Kaloz 已提交
361
	select CPU_V6K
362 363
	select GENERIC_CLOCKEVENTS
	select ARM_GIC
364
	select MIGHT_HAVE_PCI
365
	select PCI_DOMAINS if PCI
366 367 368
	help
	  Support for Cavium Networks CNS3XXX platform.

369 370 371 372
config ARCH_GEMINI
	bool "Cortina Systems Gemini"
	select CPU_FA526
	select ARCH_REQUIRE_GPIOLIB
373
	select ARCH_USES_GETTIMEOFFSET
374 375 376
	help
	  Support for the Cortina Systems Gemini family SoCs

A
Arnd Bergmann 已提交
377 378 379 380 381 382 383 384 385 386 387 388
config ARCH_PRIMA2
	bool "CSR SiRFSoC PRIMA2 ARM Cortex A9 Platform"
	select CPU_V7
	select NO_IOPORT
	select GENERIC_CLOCKEVENTS
	select CLKDEV_LOOKUP
	select GENERIC_IRQ_CHIP
	select USE_OF
	select ZONE_DMA
	help
          Support for CSR SiRFSoC ARM Cortex A9 Platform

L
Linus Torvalds 已提交
389 390
config ARCH_EBSA110
	bool "EBSA-110"
391
	select CPU_SA110
392
	select ISA
393
	select NO_IOPORT
394
	select ARCH_USES_GETTIMEOFFSET
395
	select NEED_MACH_MEMORY_H
L
Linus Torvalds 已提交
396 397
	help
	  This is an evaluation board for the StrongARM processor available
398
	  from Digital. It has limited hardware on-board, including an
L
Linus Torvalds 已提交
399 400 401
	  Ethernet interface, two PCMCIA sockets, two serial ports and a
	  parallel port.

402 403
config ARCH_EP93XX
	bool "EP93xx-based"
404
	select CPU_ARM920T
405 406
	select ARM_AMBA
	select ARM_VIC
407
	select CLKDEV_LOOKUP
M
Michael Buesch 已提交
408
	select ARCH_REQUIRE_GPIOLIB
409
	select ARCH_HAS_HOLES_MEMORYMODEL
410
	select ARCH_USES_GETTIMEOFFSET
411
	select NEED_MACH_MEMORY_H
412 413 414
	help
	  This enables support for the Cirrus EP93xx series of CPUs.

L
Linus Torvalds 已提交
415 416
config ARCH_FOOTBRIDGE
	bool "FootBridge"
417
	select CPU_SA110
L
Linus Torvalds 已提交
418
	select FOOTBRIDGE
419
	select GENERIC_CLOCKEVENTS
420
	select HAVE_IDE
421
	select NEED_MACH_MEMORY_H
422 423 424
	help
	  Support for systems based on the DC21285 companion chip
	  ("FootBridge"), such as the Simtec CATS and the Rebel NetWinder.
L
Linus Torvalds 已提交
425

426 427 428 429
config ARCH_MXC
	bool "Freescale MXC/iMX-based"
	select GENERIC_CLOCKEVENTS
	select ARCH_REQUIRE_GPIOLIB
430
	select CLKDEV_LOOKUP
431
	select CLKSRC_MMIO
432
	select GENERIC_IRQ_CHIP
433
	select HAVE_SCHED_CLOCK
434
	select MULTI_IRQ_HANDLER
435 436 437
	help
	  Support for Freescale MXC/iMX-based family of processors

438 439 440 441
config ARCH_MXS
	bool "Freescale MXS-based"
	select GENERIC_CLOCKEVENTS
	select ARCH_REQUIRE_GPIOLIB
442
	select CLKDEV_LOOKUP
443
	select CLKSRC_MMIO
444 445 446
	help
	  Support for Freescale MXS-based family of processors

447 448
config ARCH_NETX
	bool "Hilscher NetX based"
449
	select CLKSRC_MMIO
450
	select CPU_ARM926T
451
	select ARM_VIC
452
	select GENERIC_CLOCKEVENTS
453
	help
454 455 456 457
	  This enables support for systems based on the Hilscher NetX Soc

config ARCH_H720X
	bool "Hynix HMS720x-based"
458
	select CPU_ARM720T
459
	select ISA_DMA_API
460
	select ARCH_USES_GETTIMEOFFSET
461 462 463
	help
	  This enables support for systems based on the Hynix HMS720x

464 465 466
config ARCH_IOP13XX
	bool "IOP13xx-based"
	depends on MMU
467
	select CPU_XSC3
468 469 470
	select PLAT_IOP
	select PCI
	select ARCH_SUPPORTS_MSI
471
	select VMSPLIT_1G
472
	select NEED_MACH_MEMORY_H
473 474 475
	help
	  Support for Intel's IOP13XX (XScale) family of processors.

476 477
config ARCH_IOP32X
	bool "IOP32x-based"
478
	depends on MMU
479
	select CPU_XSCALE
480
	select PLAT_IOP
481
	select PCI
482
	select ARCH_REQUIRE_GPIOLIB
483
	help
484 485 486 487 488 489
	  Support for Intel's 80219 and IOP32X (XScale) family of
	  processors.

config ARCH_IOP33X
	bool "IOP33x-based"
	depends on MMU
490
	select CPU_XSCALE
491
	select PLAT_IOP
492
	select PCI
493
	select ARCH_REQUIRE_GPIOLIB
494 495
	help
	  Support for Intel's IOP33X (XScale) family of processors.
L
Linus Torvalds 已提交
496

497 498
config ARCH_IXP23XX
 	bool "IXP23XX-based"
499
	depends on MMU
500
	select CPU_XSC3
501
 	select PCI
502
	select ARCH_USES_GETTIMEOFFSET
503
	select NEED_MACH_MEMORY_H
504
	help
505
	  Support for Intel's IXP23xx (XScale) family of processors.
L
Linus Torvalds 已提交
506 507 508

config ARCH_IXP2000
	bool "IXP2400/2800-based"
509
	depends on MMU
510
	select CPU_XSCALE
511
	select PCI
512
	select ARCH_USES_GETTIMEOFFSET
513
	select NEED_MACH_MEMORY_H
514 515
	help
	  Support for Intel's IXP2400/2800 (XScale) family of processors.
L
Linus Torvalds 已提交
516

517 518
config ARCH_IXP4XX
	bool "IXP4xx-based"
519
	depends on MMU
520
	select CLKSRC_MMIO
521
	select CPU_XSCALE
522
	select GENERIC_GPIO
523
	select GENERIC_CLOCKEVENTS
524
	select HAVE_SCHED_CLOCK
525
	select MIGHT_HAVE_PCI
R
Russell King 已提交
526
	select DMABOUNCE if PCI
527
	help
528
	  Support for Intel's IXP4XX (XScale) family of processors.
529

530 531
config ARCH_DOVE
	bool "Marvell Dove"
532
	select CPU_V7
533 534 535 536 537 538 539
	select PCI
	select ARCH_REQUIRE_GPIOLIB
	select GENERIC_CLOCKEVENTS
	select PLAT_ORION
	help
	  Support for the Marvell Dove SoC 88AP510

540 541
config ARCH_KIRKWOOD
	bool "Marvell Kirkwood"
542
	select CPU_FEROCEON
543
	select PCI
544
	select ARCH_REQUIRE_GPIOLIB
545 546 547 548 549 550
	select GENERIC_CLOCKEVENTS
	select PLAT_ORION
	help
	  Support for the following Marvell Kirkwood series SoCs:
	  88F6180, 88F6192 and 88F6281.

551 552
config ARCH_LPC32XX
	bool "NXP LPC32XX"
553
	select CLKSRC_MMIO
554 555 556 557 558
	select CPU_ARM926T
	select ARCH_REQUIRE_GPIOLIB
	select HAVE_IDE
	select ARM_AMBA
	select USB_ARCH_HAS_OHCI
559
	select CLKDEV_LOOKUP
560 561 562 563
	select GENERIC_CLOCKEVENTS
	help
	  Support for the NXP LPC32XX family of processors

564 565
config ARCH_MV78XX0
	bool "Marvell MV78xx0"
566
	select CPU_FEROCEON
567
	select PCI
568
	select ARCH_REQUIRE_GPIOLIB
569 570 571 572 573 574
	select GENERIC_CLOCKEVENTS
	select PLAT_ORION
	help
	  Support for the following Marvell MV78xx0 series SoCs:
	  MV781x0, MV782x0.

575
config ARCH_ORION5X
576 577
	bool "Marvell Orion"
	depends on MMU
578
	select CPU_FEROCEON
T
Tzachi Perelstein 已提交
579
	select PCI
580
	select ARCH_REQUIRE_GPIOLIB
581
	select GENERIC_CLOCKEVENTS
L
Lennert Buytenhek 已提交
582
	select PLAT_ORION
583
	help
584
	  Support for the following Marvell Orion 5x series SoCs:
585
	  Orion-1 (5181), Orion-VoIP (5181L), Orion-NAS (5182),
586
	  Orion-2 (5281), Orion-1-90 (6183).
587

588
config ARCH_MMP
589
	bool "Marvell PXA168/910/MMP2"
590 591
	depends on MMU
	select ARCH_REQUIRE_GPIOLIB
592
	select CLKDEV_LOOKUP
593
	select GENERIC_CLOCKEVENTS
594
	select HAVE_SCHED_CLOCK
595 596
	select TICK_ONESHOT
	select PLAT_PXA
H
Haojian Zhuang 已提交
597
	select SPARSE_IRQ
L
Leo Yan 已提交
598
	select GENERIC_ALLOCATOR
599
	help
600
	  Support for Marvell's PXA168/PXA910(MMP) and MMP2 processor line.
601 602 603 604

config ARCH_KS8695
	bool "Micrel/Kendin KS8695"
	select CPU_ARM922T
605
	select ARCH_REQUIRE_GPIOLIB
606
	select ARCH_USES_GETTIMEOFFSET
607
	select NEED_MACH_MEMORY_H
608 609 610 611 612 613 614
	help
	  Support for Micrel/Kendin KS8695 "Centaur" (ARM922T) based
	  System-on-Chip devices.

config ARCH_W90X900
	bool "Nuvoton W90X900 CPU"
	select CPU_ARM926T
615
	select ARCH_REQUIRE_GPIOLIB
616
	select CLKDEV_LOOKUP
617
	select CLKSRC_MMIO
618
	select GENERIC_CLOCKEVENTS
619
	help
620 621 622 623 624 625 626
	  Support for Nuvoton (Winbond logic dept.) ARM9 processor,
	  At present, the w90x900 has been renamed nuc900, regarding
	  the ARM series product line, you can login the following
	  link address to know more.

	  <http://www.nuvoton.com/hq/enu/ProductAndSales/ProductLines/
		ConsumerElectronicsIC/ARMMicrocontroller/ARMMicrocontroller>
627

628 629
config ARCH_TEGRA
	bool "NVIDIA Tegra"
R
Russell King 已提交
630
	select CLKDEV_LOOKUP
631
	select CLKSRC_MMIO
632 633 634
	select GENERIC_CLOCKEVENTS
	select GENERIC_GPIO
	select HAVE_CLK
635
	select HAVE_SCHED_CLOCK
C
Colin Cross 已提交
636
	select ARCH_HAS_CPUFREQ
637 638 639 640
	help
	  This enables support for NVIDIA Tegra based systems (Tegra APX,
	  Tegra 6xx and Tegra 2 series).

641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658
config ARCH_PICOXCELL
	bool "Picochip picoXcell"
	select ARCH_REQUIRE_GPIOLIB
	select ARM_PATCH_PHYS_VIRT
	select ARM_VIC
	select CPU_V6K
	select DW_APB_TIMER
	select GENERIC_CLOCKEVENTS
	select GENERIC_GPIO
	select HAVE_SCHED_CLOCK
	select HAVE_TCM
	select NO_IOPORT
	select USE_OF
	help
	  This enables support for systems based on the Picochip picoXcell
	  family of Femtocell devices.  The picoxcell support requires device tree
	  for all boards.

659 660
config ARCH_PNX4008
	bool "Philips Nexperia PNX4008 Mobile"
661
	select CPU_ARM926T
662
	select CLKDEV_LOOKUP
663
	select ARCH_USES_GETTIMEOFFSET
664 665 666
	help
	  This enables support for Philips PNX4008 mobile platform.

L
Linus Torvalds 已提交
667
config ARCH_PXA
E
eric miao 已提交
668
	bool "PXA2xx/PXA3xx-based"
669
	depends on MMU
670
	select ARCH_MTD_XIP
671
	select ARCH_HAS_CPUFREQ
672
	select CLKDEV_LOOKUP
673
	select CLKSRC_MMIO
M
Michael Buesch 已提交
674
	select ARCH_REQUIRE_GPIOLIB
675
	select GENERIC_CLOCKEVENTS
676
	select HAVE_SCHED_CLOCK
677
	select TICK_ONESHOT
678
	select PLAT_PXA
679
	select SPARSE_IRQ
E
Eric Miao 已提交
680
	select AUTO_ZRELADDR
681
	select MULTI_IRQ_HANDLER
682
	select ARM_CPU_SUSPEND if PM
683
	select HAVE_IDE
684
	help
E
eric miao 已提交
685
	  Support for Intel/Marvell's PXA2xx/PXA3xx processor line.
L
Linus Torvalds 已提交
686

687 688
config ARCH_MSM
	bool "Qualcomm MSM"
689
	select HAVE_CLK
690
	select GENERIC_CLOCKEVENTS
P
Pavel Machek 已提交
691
	select ARCH_REQUIRE_GPIOLIB
S
Stephen Boyd 已提交
692
	select CLKDEV_LOOKUP
693
	help
694 695 696 697 698
	  Support for Qualcomm MSM/QSD based systems.  This runs on the
	  apps processor of the MSM/QSD and depends on a shared memory
	  interface to the modem processor which runs the baseband
	  stack and controls some vital subsystems
	  (clock and power control, etc).
699

700
config ARCH_SHMOBILE
701 702
	bool "Renesas SH-Mobile / R-Mobile"
	select HAVE_CLK
P
Paul Mundt 已提交
703
	select CLKDEV_LOOKUP
704
	select HAVE_MACH_CLKDEV
705 706 707
	select GENERIC_CLOCKEVENTS
	select NO_IOPORT
	select SPARSE_IRQ
708
	select MULTI_IRQ_HANDLER
709
	select PM_GENERIC_DOMAINS if PM
710
	select NEED_MACH_MEMORY_H
711
	help
712
	  Support for Renesas's SH-Mobile and R-Mobile ARM platforms.
713

L
Linus Torvalds 已提交
714 715 716 717 718
config ARCH_RPC
	bool "RiscPC"
	select ARCH_ACORN
	select FIQ
	select TIMER_ACORN
719
	select ARCH_MAY_HAVE_PC_FDC
720
	select HAVE_PATA_PLATFORM
721
	select ISA_DMA_API
A
Al Viro 已提交
722
	select NO_IOPORT
723
	select ARCH_SPARSEMEM_ENABLE
724
	select ARCH_USES_GETTIMEOFFSET
725
	select HAVE_IDE
726
	select NEED_MACH_MEMORY_H
L
Linus Torvalds 已提交
727 728 729 730 731 732
	help
	  On the Acorn Risc-PC, Linux can support the internal IDE disk and
	  CD-ROM interface, serial and parallel port, and the floppy drive.

config ARCH_SA1100
	bool "SA1100-based"
733
	select CLKSRC_MMIO
734
	select CPU_SA1100
735
	select ISA
736
	select ARCH_SPARSEMEM_ENABLE
737
	select ARCH_MTD_XIP
738
	select ARCH_HAS_CPUFREQ
R
Russell King 已提交
739
	select CPU_FREQ
740
	select GENERIC_CLOCKEVENTS
741
	select HAVE_CLK
742
	select HAVE_SCHED_CLOCK
743
	select TICK_ONESHOT
M
Michael Buesch 已提交
744
	select ARCH_REQUIRE_GPIOLIB
745
	select HAVE_IDE
746
	select NEED_MACH_MEMORY_H
747 748
	help
	  Support for StrongARM 11x0 based boards.
L
Linus Torvalds 已提交
749 750

config ARCH_S3C2410
751
	bool "Samsung S3C2410, S3C2412, S3C2413, S3C2416, S3C2440, S3C2442, S3C2443, S3C2450"
D
David Brownell 已提交
752
	select GENERIC_GPIO
B
Ben Dooks 已提交
753
	select ARCH_HAS_CPUFREQ
754
	select HAVE_CLK
755
	select CLKDEV_LOOKUP
756
	select ARCH_USES_GETTIMEOFFSET
757
	select HAVE_S3C2410_I2C if I2C
L
Linus Torvalds 已提交
758 759 760
	help
	  Samsung S3C2410X CPU based systems, such as the Simtec Electronics
	  BAST (<http://www.simtec.co.uk/products/EB110ITX/>), the IPAQ 1940 or
761
	  the Samsung SMDK2410 development board (and derivatives).
L
Linus Torvalds 已提交
762

763
	  Note, the S3C2416 and the S3C2450 are so close that they even share
L
Lucas De Marchi 已提交
764
	  the same SoC ID code. This means that there is no separate machine
765 766
	  directory (no arch/arm/mach-s3c2450) as the S3C2416 was first.

B
Ben Dooks 已提交
767 768
config ARCH_S3C64XX
	bool "Samsung S3C64XX"
769
	select PLAT_SAMSUNG
770 771
	select CPU_V6
	select ARM_VIC
B
Ben Dooks 已提交
772
	select HAVE_CLK
M
Mark Brown 已提交
773
	select HAVE_TCM
774
	select CLKDEV_LOOKUP
775
	select NO_IOPORT
776
	select ARCH_USES_GETTIMEOFFSET
777
	select ARCH_HAS_CPUFREQ
778 779 780 781 782 783 784
	select ARCH_REQUIRE_GPIOLIB
	select SAMSUNG_CLKSRC
	select SAMSUNG_IRQ_VIC_TIMER
	select S3C_GPIO_TRACK
	select S3C_DEV_NAND
	select USB_ARCH_HAS_OHCI
	select SAMSUNG_GPIOLIB_4BIT
785
	select HAVE_S3C2410_I2C if I2C
786
	select HAVE_S3C2410_WATCHDOG if WATCHDOG
B
Ben Dooks 已提交
787 788 789
	help
	  Samsung S3C64XX series based systems

790 791
config ARCH_S5P64X0
	bool "Samsung S5P6440 S5P6450"
792 793 794
	select CPU_V6
	select GENERIC_GPIO
	select HAVE_CLK
795
	select CLKDEV_LOOKUP
796
	select CLKSRC_MMIO
797
	select HAVE_S3C2410_WATCHDOG if WATCHDOG
798 799
	select GENERIC_CLOCKEVENTS
	select HAVE_SCHED_CLOCK
800
	select HAVE_S3C2410_I2C if I2C
801
	select HAVE_S3C_RTC if RTC_CLASS
802
	help
803 804
	  Samsung S5P64X0 CPU based systems, such as the Samsung SMDK6440,
	  SMDK6450.
805

806 807
config ARCH_S5PC100
	bool "Samsung S5PC100"
808 809
	select GENERIC_GPIO
	select HAVE_CLK
810
	select CLKDEV_LOOKUP
811
	select CPU_V7
812
	select ARM_L1_CACHE_SHIFT_6
813
	select ARCH_USES_GETTIMEOFFSET
814
	select HAVE_S3C2410_I2C if I2C
815
	select HAVE_S3C_RTC if RTC_CLASS
816
	select HAVE_S3C2410_WATCHDOG if WATCHDOG
817
	help
818
	  Samsung S5PC100 series based systems
819

820 821 822
config ARCH_S5PV210
	bool "Samsung S5PV210/S5PC110"
	select CPU_V7
823
	select ARCH_SPARSEMEM_ENABLE
824
	select ARCH_HAS_HOLES_MEMORYMODEL
825 826
	select GENERIC_GPIO
	select HAVE_CLK
827
	select CLKDEV_LOOKUP
828
	select CLKSRC_MMIO
829
	select ARM_L1_CACHE_SHIFT_6
830
	select ARCH_HAS_CPUFREQ
831 832
	select GENERIC_CLOCKEVENTS
	select HAVE_SCHED_CLOCK
833
	select HAVE_S3C2410_I2C if I2C
834
	select HAVE_S3C_RTC if RTC_CLASS
835
	select HAVE_S3C2410_WATCHDOG if WATCHDOG
836
	select NEED_MACH_MEMORY_H
837 838 839
	help
	  Samsung S5PV210/S5PC110 series based systems

840 841
config ARCH_EXYNOS
	bool "SAMSUNG EXYNOS"
842
	select CPU_V7
843
	select ARCH_SPARSEMEM_ENABLE
844
	select ARCH_HAS_HOLES_MEMORYMODEL
845 846
	select GENERIC_GPIO
	select HAVE_CLK
847
	select CLKDEV_LOOKUP
848
	select ARCH_HAS_CPUFREQ
849
	select GENERIC_CLOCKEVENTS
850
	select HAVE_S3C_RTC if RTC_CLASS
851
	select HAVE_S3C2410_I2C if I2C
852
	select HAVE_S3C2410_WATCHDOG if WATCHDOG
853
	select NEED_MACH_MEMORY_H
854
	help
855
	  Support for SAMSUNG's EXYNOS SoCs (EXYNOS4/5)
856

L
Linus Torvalds 已提交
857 858
config ARCH_SHARK
	bool "Shark"
859
	select CPU_SA110
860 861
	select ISA
	select ISA_DMA
862
	select ZONE_DMA
863
	select PCI
864
	select ARCH_USES_GETTIMEOFFSET
865
	select NEED_MACH_MEMORY_H
866 867 868
	help
	  Support for the StrongARM based Digital DNARD machine, also known
	  as "Shark" (<http://www.shark-linux.de/shark.html>).
L
Linus Torvalds 已提交
869

H
Hans J. Koch 已提交
870 871
config ARCH_TCC_926
	bool "Telechips TCC ARM926-based systems"
872
	select CLKSRC_MMIO
H
Hans J. Koch 已提交
873 874
	select CPU_ARM926T
	select HAVE_CLK
875
	select CLKDEV_LOOKUP
H
Hans J. Koch 已提交
876 877 878 879
	select GENERIC_CLOCKEVENTS
	help
	  Support for Telechips TCC ARM926-based systems.

880 881 882
config ARCH_U300
	bool "ST-Ericsson U300 Series"
	depends on MMU
883
	select CLKSRC_MMIO
884
	select CPU_ARM926T
885
	select HAVE_SCHED_CLOCK
886
	select HAVE_TCM
887
	select ARM_AMBA
888
	select ARM_PATCH_PHYS_VIRT
889 890
	select ARM_VIC
	select GENERIC_CLOCKEVENTS
891
	select CLKDEV_LOOKUP
892
	select HAVE_MACH_CLKDEV
893
	select GENERIC_GPIO
894
	select ARCH_REQUIRE_GPIOLIB
895 896 897
	help
	  Support for ST-Ericsson U300 series mobile platforms.

898 899 900 901 902
config ARCH_U8500
	bool "ST-Ericsson U8500 Series"
	select CPU_V7
	select ARM_AMBA
	select GENERIC_CLOCKEVENTS
903
	select CLKDEV_LOOKUP
904
	select ARCH_REQUIRE_GPIOLIB
905
	select ARCH_HAS_CPUFREQ
906 907 908 909 910 911 912 913
	help
	  Support for ST-Ericsson's Ux500 architecture

config ARCH_NOMADIK
	bool "STMicroelectronics Nomadik"
	select ARM_AMBA
	select ARM_VIC
	select CPU_ARM926T
914
	select CLKDEV_LOOKUP
915 916 917 918 919
	select GENERIC_CLOCKEVENTS
	select ARCH_REQUIRE_GPIOLIB
	help
	  Support for the Nomadik platform by ST-Ericsson

920 921 922
config ARCH_DAVINCI
	bool "TI DaVinci"
	select GENERIC_CLOCKEVENTS
923
	select ARCH_REQUIRE_GPIOLIB
924
	select ZONE_DMA
925
	select HAVE_IDE
926
	select CLKDEV_LOOKUP
D
David Brownell 已提交
927
	select GENERIC_ALLOCATOR
R
Russell King 已提交
928
	select GENERIC_IRQ_CHIP
929
	select ARCH_HAS_HOLES_MEMORYMODEL
930 931 932
	help
	  Support for TI's DaVinci platform.

933 934
config ARCH_OMAP
	bool "TI OMAP"
935
	select HAVE_CLK
M
Michael Buesch 已提交
936
	select ARCH_REQUIRE_GPIOLIB
937
	select ARCH_HAS_CPUFREQ
938
	select CLKSRC_MMIO
939
	select GENERIC_CLOCKEVENTS
940
	select HAVE_SCHED_CLOCK
941
	select ARCH_HAS_HOLES_MEMORYMODEL
942
	help
943
	  Support for TI's OMAP platform (OMAP1/2/3/4).
944

945 946 947 948
config PLAT_SPEAR
	bool "ST SPEAr"
	select ARM_AMBA
	select ARCH_REQUIRE_GPIOLIB
949
	select CLKDEV_LOOKUP
950
	select CLKSRC_MMIO
951 952 953 954 955
	select GENERIC_CLOCKEVENTS
	select HAVE_CLK
	help
	  Support for ST's SPEAr platform (SPEAr3xx, SPEAr6xx and SPEAr13xx).

956 957 958 959 960 961 962 963 964 965
config ARCH_VT8500
	bool "VIA/WonderMedia 85xx"
	select CPU_ARM926T
	select GENERIC_GPIO
	select ARCH_HAS_CPUFREQ
	select GENERIC_CLOCKEVENTS
	select ARCH_REQUIRE_GPIOLIB
	select HAVE_PWM
	help
	  Support for VIA/WonderMedia VT8500/WM85xx System-on-Chip.
966

967 968
config ARCH_ZYNQ
	bool "Xilinx Zynq ARM Cortex A9 Platform"
969 970 971
	select CPU_V7
	select GENERIC_CLOCKEVENTS
	select CLKDEV_LOOKUP
972 973 974
	select ARM_GIC
	select ARM_AMBA
	select ICST
975 976
	select USE_OF
	help
977
	  Support for Xilinx Zynq ARM Cortex A9 Platform
L
Linus Torvalds 已提交
978 979
endchoice

980 981 982 983 984
#
# This is sorted alphabetically by mach-* pathname.  However, plat-*
# Kconfigs may be included either alphabetically (according to the
# plat- suffix) or along side the corresponding mach-* source.
#
985 986 987 988
source "arch/arm/mach-at91/Kconfig"

source "arch/arm/mach-bcmring/Kconfig"

L
Linus Torvalds 已提交
989 990
source "arch/arm/mach-clps711x/Kconfig"

991 992
source "arch/arm/mach-cns3xxx/Kconfig"

993 994 995 996
source "arch/arm/mach-davinci/Kconfig"

source "arch/arm/mach-dove/Kconfig"

997 998
source "arch/arm/mach-ep93xx/Kconfig"

L
Linus Torvalds 已提交
999 1000
source "arch/arm/mach-footbridge/Kconfig"

1001 1002
source "arch/arm/mach-gemini/Kconfig"

1003 1004
source "arch/arm/mach-h720x/Kconfig"

L
Linus Torvalds 已提交
1005 1006
source "arch/arm/mach-integrator/Kconfig"

1007 1008 1009
source "arch/arm/mach-iop32x/Kconfig"

source "arch/arm/mach-iop33x/Kconfig"
L
Linus Torvalds 已提交
1010

1011 1012
source "arch/arm/mach-iop13xx/Kconfig"

L
Linus Torvalds 已提交
1013 1014 1015 1016
source "arch/arm/mach-ixp4xx/Kconfig"

source "arch/arm/mach-ixp2000/Kconfig"

1017 1018
source "arch/arm/mach-ixp23xx/Kconfig"

1019 1020 1021 1022
source "arch/arm/mach-kirkwood/Kconfig"

source "arch/arm/mach-ks8695/Kconfig"

1023 1024
source "arch/arm/mach-lpc32xx/Kconfig"

1025 1026
source "arch/arm/mach-msm/Kconfig"

1027 1028
source "arch/arm/mach-mv78xx0/Kconfig"

1029
source "arch/arm/plat-mxc/Kconfig"
L
Linus Torvalds 已提交
1030

1031 1032
source "arch/arm/mach-mxs/Kconfig"

1033
source "arch/arm/mach-netx/Kconfig"
1034

1035 1036 1037
source "arch/arm/mach-nomadik/Kconfig"
source "arch/arm/plat-nomadik/Kconfig"

1038 1039 1040
source "arch/arm/plat-omap/Kconfig"

source "arch/arm/mach-omap1/Kconfig"
L
Linus Torvalds 已提交
1041

1042 1043
source "arch/arm/mach-omap2/Kconfig"

1044
source "arch/arm/mach-orion5x/Kconfig"
1045

1046 1047
source "arch/arm/mach-pxa/Kconfig"
source "arch/arm/plat-pxa/Kconfig"
1048

1049 1050 1051 1052 1053
source "arch/arm/mach-mmp/Kconfig"

source "arch/arm/mach-realview/Kconfig"

source "arch/arm/mach-sa1100/Kconfig"
1054

1055
source "arch/arm/plat-samsung/Kconfig"
1056
source "arch/arm/plat-s3c24xx/Kconfig"
1057
source "arch/arm/plat-s5p/Kconfig"
1058

1059
source "arch/arm/plat-spear/Kconfig"
1060

H
Hans J. Koch 已提交
1061 1062
source "arch/arm/plat-tcc/Kconfig"

1063
if ARCH_S3C2410
L
Linus Torvalds 已提交
1064
source "arch/arm/mach-s3c2410/Kconfig"
1065
source "arch/arm/mach-s3c2412/Kconfig"
Y
Yauhen Kharuzhy 已提交
1066
source "arch/arm/mach-s3c2416/Kconfig"
1067
source "arch/arm/mach-s3c2440/Kconfig"
1068
source "arch/arm/mach-s3c2443/Kconfig"
1069
endif
L
Linus Torvalds 已提交
1070

B
Ben Dooks 已提交
1071
if ARCH_S3C64XX
1072
source "arch/arm/mach-s3c64xx/Kconfig"
B
Ben Dooks 已提交
1073 1074
endif

1075
source "arch/arm/mach-s5p64x0/Kconfig"
1076

1077 1078
source "arch/arm/mach-s5pc100/Kconfig"

1079 1080
source "arch/arm/mach-s5pv210/Kconfig"

1081
source "arch/arm/mach-exynos/Kconfig"
1082

1083
source "arch/arm/mach-shmobile/Kconfig"
1084

1085 1086
source "arch/arm/mach-tegra/Kconfig"

1087
source "arch/arm/mach-u300/Kconfig"
L
Linus Torvalds 已提交
1088

1089
source "arch/arm/mach-ux500/Kconfig"
L
Linus Torvalds 已提交
1090 1091 1092

source "arch/arm/mach-versatile/Kconfig"

1093
source "arch/arm/mach-vexpress/Kconfig"
1094
source "arch/arm/plat-versatile/Kconfig"
1095

1096 1097
source "arch/arm/mach-vt8500/Kconfig"

1098 1099
source "arch/arm/mach-w90x900/Kconfig"

L
Linus Torvalds 已提交
1100 1101 1102 1103
# Definitions to make life easier
config ARCH_ACORN
	bool

1104 1105
config PLAT_IOP
	bool
M
Mikael Pettersson 已提交
1106
	select GENERIC_CLOCKEVENTS
1107
	select HAVE_SCHED_CLOCK
1108

L
Lennert Buytenhek 已提交
1109 1110
config PLAT_ORION
	bool
1111
	select CLKSRC_MMIO
R
Russell King 已提交
1112
	select GENERIC_IRQ_CHIP
1113
	select HAVE_SCHED_CLOCK
L
Lennert Buytenhek 已提交
1114

1115 1116 1117
config PLAT_PXA
	bool

1118 1119 1120
config PLAT_VERSATILE
	bool

1121 1122
config ARM_TIMER_SP804
	bool
1123
	select CLKSRC_MMIO
1124

L
Linus Torvalds 已提交
1125 1126
source arch/arm/mm/Kconfig

1127 1128
config IWMMXT
	bool "Enable iWMMXt support"
1129 1130
	depends on CPU_XSCALE || CPU_XSC3 || CPU_MOHAWK || CPU_PJ4
	default y if PXA27x || PXA3xx || PXA95x || ARCH_MMP
1131 1132 1133 1134
	help
	  Enable support for iWMMXt context switching at run time if
	  running on a CPU that supports it.

L
Linus Torvalds 已提交
1135 1136 1137 1138 1139 1140
#  bool 'Use XScale PMU as timer source' CONFIG_XSCALE_PMU_TIMER
config XSCALE_PMU
	bool
	depends on CPU_XSCALE && !XSCALE_PMU_TIMER
	default y

1141
config CPU_HAS_PMU
1142
	depends on (CPU_V6 || CPU_V6K || CPU_V7 || XSCALE_PMU) && \
1143
		   (!ARCH_OMAP3 || OMAP3_EMU)
1144 1145 1146
	default y
	bool

1147 1148 1149 1150 1151
config MULTI_IRQ_HANDLER
	bool
	help
	  Allow each machine to specify it's own IRQ handler at run time.

1152 1153 1154 1155
if !MMU
source "arch/arm/Kconfig-nommu"
endif

1156 1157
config ARM_ERRATA_411920
	bool "ARM errata: Invalidation of the Instruction Cache operation can fail"
1158
	depends on CPU_V6 || CPU_V6K
1159 1160 1161 1162 1163 1164
	help
	  Invalidation of the Instruction Cache operation can
	  fail. This erratum is present in 1136 (before r1p4), 1156 and 1176.
	  It does not affect the MPCore. This option enables the ARM Ltd.
	  recommended workaround.

1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180
config ARM_ERRATA_430973
	bool "ARM errata: Stale prediction on replaced interworking branch"
	depends on CPU_V7
	help
	  This option enables the workaround for the 430973 Cortex-A8
	  (r1p0..r1p2) erratum. If a code sequence containing an ARM/Thumb
	  interworking branch is replaced with another code sequence at the
	  same virtual address, whether due to self-modifying code or virtual
	  to physical address re-mapping, Cortex-A8 does not recover from the
	  stale interworking branch prediction. This results in Cortex-A8
	  executing the new code sequence in the incorrect ARM or Thumb state.
	  The workaround enables the BTB/BTAC operations by setting ACTLR.IBE
	  and also flushes the branch target cache at every context switch.
	  Note that setting specific bits in the ACTLR register may not be
	  available in non-secure mode.

1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193
config ARM_ERRATA_458693
	bool "ARM errata: Processor deadlock when a false hazard is created"
	depends on CPU_V7
	help
	  This option enables the workaround for the 458693 Cortex-A8 (r2p0)
	  erratum. For very specific sequences of memory operations, it is
	  possible for a hazard condition intended for a cache line to instead
	  be incorrectly associated with a different cache line. This false
	  hazard might then cause a processor deadlock. The workaround enables
	  the L1 caching of the NEON accesses and disables the PLD instruction
	  in the ACTLR register. Note that setting specific bits in the ACTLR
	  register may not be available in non-secure mode.

1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205
config ARM_ERRATA_460075
	bool "ARM errata: Data written to the L2 cache can be overwritten with stale data"
	depends on CPU_V7
	help
	  This option enables the workaround for the 460075 Cortex-A8 (r2p0)
	  erratum. Any asynchronous access to the L2 cache may encounter a
	  situation in which recent store transactions to the L2 cache are lost
	  and overwritten with stale memory contents from external memory. The
	  workaround disables the write-allocate mode for the L2 cache via the
	  ACTLR register. Note that setting specific bits in the ACTLR register
	  may not be available in non-secure mode.

1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217
config ARM_ERRATA_742230
	bool "ARM errata: DMB operation may be faulty"
	depends on CPU_V7 && SMP
	help
	  This option enables the workaround for the 742230 Cortex-A9
	  (r1p0..r2p2) erratum. Under rare circumstances, a DMB instruction
	  between two write operations may not ensure the correct visibility
	  ordering of the two writes. This workaround sets a specific bit in
	  the diagnostic register of the Cortex-A9 which causes the DMB
	  instruction to behave as a DSB, ensuring the correct behaviour of
	  the two writes.

1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231
config ARM_ERRATA_742231
	bool "ARM errata: Incorrect hazard handling in the SCU may lead to data corruption"
	depends on CPU_V7 && SMP
	help
	  This option enables the workaround for the 742231 Cortex-A9
	  (r2p0..r2p2) erratum. Under certain conditions, specific to the
	  Cortex-A9 MPCore micro-architecture, two CPUs working in SMP mode,
	  accessing some data located in the same cache line, may get corrupted
	  data due to bad handling of the address hazard when the line gets
	  replaced from one of the CPUs at the same time as another CPU is
	  accessing it. This workaround sets specific bits in the diagnostic
	  register of the Cortex-A9 which reduces the linefill issuing
	  capabilities of the processor.

1232
config PL310_ERRATA_588369
1233
	bool "PL310 errata: Clean & Invalidate maintenance operations do not invalidate clean lines"
1234
	depends on CACHE_L2X0
1235 1236 1237 1238 1239 1240 1241 1242
	help
	   The PL310 L2 cache controller implements three types of Clean &
	   Invalidate maintenance operations: by Physical Address
	   (offset 0x7F0), by Index/Way (0x7F8) and by Way (0x7FC).
	   They are architecturally defined to behave as the execution of a
	   clean operation followed immediately by an invalidate operation,
	   both performing to the same memory location. This functionality
	   is not correctly implemented in PL310 as clean lines are not
1243
	   invalidated as a result of these operations.
1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255

config ARM_ERRATA_720789
	bool "ARM errata: TLBIASIDIS and TLBIMVAIS operations can broadcast a faulty ASID"
	depends on CPU_V7 && SMP
	help
	  This option enables the workaround for the 720789 Cortex-A9 (prior to
	  r2p0) erratum. A faulty ASID can be sent to the other CPUs for the
	  broadcasted CP15 TLB maintenance operations TLBIASIDIS and TLBIMVAIS.
	  As a consequence of this erratum, some TLB entries which should be
	  invalidated are not, resulting in an incoherency in the system page
	  tables. The workaround changes the TLB flushing routines to invalidate
	  entries regardless of the ASID.
1256

R
Russell King 已提交
1257
config PL310_ERRATA_727915
1258
	bool "PL310 errata: Background Clean & Invalidate by Way operation can cause data corruption"
R
Russell King 已提交
1259 1260 1261 1262 1263 1264 1265 1266 1267
	depends on CACHE_L2X0
	help
	  PL310 implements the Clean & Invalidate by Way L2 cache maintenance
	  operation (offset 0x7FC). This operation runs in background so that
	  PL310 can handle normal accesses while it is in progress. Under very
	  rare circumstances, due to this erratum, write data can be lost when
	  PL310 treats a cacheable write transaction during a Clean &
	  Invalidate by Way operation.

1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280
config ARM_ERRATA_743622
	bool "ARM errata: Faulty hazard checking in the Store Buffer may lead to data corruption"
	depends on CPU_V7
	help
	  This option enables the workaround for the 743622 Cortex-A9
	  (r2p0..r2p2) erratum. Under very rare conditions, a faulty
	  optimisation in the Cortex-A9 Store Buffer may lead to data
	  corruption. This workaround sets a specific bit in the diagnostic
	  register of the Cortex-A9 which disables the Store Buffer
	  optimisation, preventing the defect from occurring. This has no
	  visible impact on the overall performance or power consumption of the
	  processor.

1281 1282 1283 1284 1285 1286 1287 1288 1289 1290
config ARM_ERRATA_751472
	bool "ARM errata: Interrupted ICIALLUIS may prevent completion of broadcasted operation"
	depends on CPU_V7 && SMP
	help
	  This option enables the workaround for the 751472 Cortex-A9 (prior
	  to r3p0) erratum. An interrupted ICIALLUIS operation may prevent the
	  completion of a following broadcasted operation if the second
	  operation is received by a CPU before the ICIALLUIS has completed,
	  potentially leading to corrupted entries in the cache or TLB.

1291 1292
config PL310_ERRATA_753970
	bool "PL310 errata: cache sync operation may be faulty"
1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305
	depends on CACHE_PL310
	help
	  This option enables the workaround for the 753970 PL310 (r3p0) erratum.

	  Under some condition the effect of cache sync operation on
	  the store buffer still remains when the operation completes.
	  This means that the store buffer is always asked to drain and
	  this prevents it from merging any further writes. The workaround
	  is to replace the normal offset of cache sync operation (0x730)
	  by another offset targeting an unmapped PL310 register 0x740.
	  This has the same effect as the cache sync operation: store buffer
	  drain and waiting for all buffers empty.

1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316
config ARM_ERRATA_754322
	bool "ARM errata: possible faulty MMU translations following an ASID switch"
	depends on CPU_V7
	help
	  This option enables the workaround for the 754322 Cortex-A9 (r2p*,
	  r3p*) erratum. A speculative memory access may cause a page table walk
	  which starts prior to an ASID switch but completes afterwards. This
	  can populate the micro-TLB with a stale entry which may be hit with
	  the new ASID. This workaround places two dsb instructions in the mm
	  switching code so that no page table walks can cross the ASID switch.

1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327
config ARM_ERRATA_754327
	bool "ARM errata: no automatic Store Buffer drain"
	depends on CPU_V7 && SMP
	help
	  This option enables the workaround for the 754327 Cortex-A9 (prior to
	  r2p0) erratum. The Store Buffer does not have any automatic draining
	  mechanism and therefore a livelock may occur if an external agent
	  continuously polls a memory location waiting to observe an update.
	  This workaround defines cpu_relax() as smp_mb(), preventing correctly
	  written polling loops from denying visibility of updates to memory.

1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339
config ARM_ERRATA_364296
	bool "ARM errata: Possible cache data corruption with hit-under-miss enabled"
	depends on CPU_V6 && !SMP
	help
	  This options enables the workaround for the 364296 ARM1136
	  r0p2 erratum (possible cache data corruption with
	  hit-under-miss enabled). It sets the undocumented bit 31 in
	  the auxiliary control register and the FI bit in the control
	  register, thus disabling hit-under-miss without putting the
	  processor into full low interrupt latency mode. ARM11MPCore
	  is not affected.

1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353
config ARM_ERRATA_764369
	bool "ARM errata: Data cache line maintenance operation by MVA may not succeed"
	depends on CPU_V7 && SMP
	help
	  This option enables the workaround for erratum 764369
	  affecting Cortex-A9 MPCore with two or more processors (all
	  current revisions). Under certain timing circumstances, a data
	  cache line maintenance operation by MVA targeting an Inner
	  Shareable memory region may fail to proceed up to either the
	  Point of Coherency or to the Point of Unification of the
	  system. This workaround adds a DSB instruction before the
	  relevant cache maintenance functions and sets a specific bit
	  in the diagnostic control register of the SCU.

1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365
config PL310_ERRATA_769419
	bool "PL310 errata: no automatic Store Buffer drain"
	depends on CACHE_L2X0
	help
	  On revisions of the PL310 prior to r3p2, the Store Buffer does
	  not automatically drain. This can cause normal, non-cacheable
	  writes to be retained when the memory system is idle, leading
	  to suboptimal I/O performance for drivers using coherent DMA.
	  This option adds a write barrier to the cpu_idle loop so that,
	  on systems with an outer cache, the store buffer is drained
	  explicitly.

L
Linus Torvalds 已提交
1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383
endmenu

source "arch/arm/common/Kconfig"

menu "Bus support"

config ARM_AMBA
	bool

config ISA
	bool
	help
	  Find out whether you have ISA slots on your motherboard.  ISA is the
	  name of a bus system, i.e. the way the CPU talks to the other stuff
	  inside your box.  Other bus systems are PCI, EISA, MicroChannel
	  (MCA) or VESA.  ISA is an older system, now being displaced by PCI;
	  newer boards don't support it.  If you have ISA, say Y, otherwise N.

1384
# Select ISA DMA controller support
L
Linus Torvalds 已提交
1385 1386
config ISA_DMA
	bool
1387
	select ISA_DMA_API
L
Linus Torvalds 已提交
1388

1389
# Select ISA DMA interface
A
Al Viro 已提交
1390 1391 1392
config ISA_DMA_API
	bool

L
Linus Torvalds 已提交
1393
config PCI
1394
	bool "PCI support" if MIGHT_HAVE_PCI
L
Linus Torvalds 已提交
1395 1396 1397 1398 1399 1400
	help
	  Find out whether you have a PCI motherboard. PCI is the name of a
	  bus system, i.e. the way the CPU talks to the other stuff inside
	  your box. Other bus systems are ISA, EISA, MicroChannel (MCA) or
	  VESA. If you have PCI, say Y, otherwise N.

1401 1402 1403 1404
config PCI_DOMAINS
	bool
	depends on PCI

1405 1406 1407 1408 1409 1410
config PCI_NANOENGINE
	bool "BSE nanoEngine PCI support"
	depends on SA1100_NANOENGINE
	help
	  Enable PCI on the BSE nanoEngine board.

1411 1412 1413
config PCI_SYSCALL
	def_bool PCI

L
Linus Torvalds 已提交
1414 1415 1416 1417 1418 1419
# Select the host bridge type
config PCI_HOST_VIA82C505
	bool
	depends on PCI && ARCH_SHARK
	default y

M
Mike Rapoport 已提交
1420 1421 1422 1423 1424 1425
config PCI_HOST_ITE8152
	bool
	depends on PCI && MACH_ARMCORE
	default y
	select DMABOUNCE

L
Linus Torvalds 已提交
1426 1427 1428 1429 1430 1431 1432 1433
source "drivers/pci/Kconfig"

source "drivers/pcmcia/Kconfig"

endmenu

menu "Kernel Features"

1434 1435
source "kernel/time/Kconfig"

L
Linus Torvalds 已提交
1436
config SMP
1437
	bool "Symmetric Multi-Processing"
1438
	depends on CPU_V6K || CPU_V7
1439
	depends on GENERIC_CLOCKEVENTS
1440
	depends on REALVIEW_EB_ARM11MP || REALVIEW_EB_A9MP || \
1441
		 MACH_REALVIEW_PB11MP || MACH_REALVIEW_PBX || ARCH_OMAP4 || \
1442
		 ARCH_EXYNOS4 || ARCH_TEGRA || ARCH_U8500 || ARCH_VEXPRESS_CA9X4 || \
1443
		 ARCH_MSM_SCORPIONMP || ARCH_SHMOBILE || ARCH_HIGHBANK || SOC_IMX6Q
A
Arnd Bergmann 已提交
1444
	depends on MMU
1445
	select USE_GENERIC_SMP_HELPERS
1446
	select HAVE_ARM_SCU if !ARCH_MSM_SCORPIONMP
L
Linus Torvalds 已提交
1447 1448 1449 1450 1451 1452 1453 1454 1455 1456 1457
	help
	  This enables support for systems with more than one CPU. If you have
	  a system with only one CPU, like most personal computers, say N. If
	  you have a system with more than one CPU, say Y.

	  If you say N here, the kernel will run on single and multiprocessor
	  machines, but will use only one CPU of a multiprocessor machine. If
	  you say Y here, the kernel will run on many, but not all, single
	  processor machines. On a single processor machine, the kernel will
	  run faster if you say N here.

P
Paul Bolle 已提交
1458
	  See also <file:Documentation/x86/i386/IO-APIC.txt>,
L
Linus Torvalds 已提交
1459
	  <file:Documentation/nmi_watchdog.txt> and the SMP-HOWTO available at
1460
	  <http://tldp.org/HOWTO/SMP-HOWTO.html>.
L
Linus Torvalds 已提交
1461 1462 1463

	  If you don't know what to do here, say N.

1464 1465 1466
config SMP_ON_UP
	bool "Allow booting SMP kernel on uniprocessor systems (EXPERIMENTAL)"
	depends on EXPERIMENTAL
1467
	depends on SMP && !XIP_KERNEL
1468 1469 1470 1471 1472 1473 1474 1475 1476
	default y
	help
	  SMP kernels contain instructions which fail on non-SMP processors.
	  Enabling this option allows the kernel to modify itself to make
	  these instructions safe.  Disabling it allows about 1K of space
	  savings.

	  If you don't know what to do here, say Y.

1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498 1499 1500 1501
config ARM_CPU_TOPOLOGY
	bool "Support cpu topology definition"
	depends on SMP && CPU_V7
	default y
	help
	  Support ARM cpu topology definition. The MPIDR register defines
	  affinity between processors which is then used to describe the cpu
	  topology of an ARM System.

config SCHED_MC
	bool "Multi-core scheduler support"
	depends on ARM_CPU_TOPOLOGY
	help
	  Multi-core scheduler support improves the CPU scheduler's decision
	  making when dealing with multi-core CPU chips at a cost of slightly
	  increased overhead in some places. If unsure say N here.

config SCHED_SMT
	bool "SMT scheduler support"
	depends on ARM_CPU_TOPOLOGY
	help
	  Improves the CPU scheduler's decision making when dealing with
	  MultiThreading at a cost of slightly increased overhead in some
	  places. If unsure say N here.

1502 1503 1504 1505 1506
config HAVE_ARM_SCU
	bool
	help
	  This option enables support for the ARM system coherency unit

1507 1508 1509
config HAVE_ARM_TWD
	bool
	depends on SMP
R
Russell King 已提交
1510
	select TICK_ONESHOT
1511 1512 1513
	help
	  This options enables support for the ARM timer and watchdog unit

1514 1515 1516 1517 1518 1519 1520 1521 1522 1523 1524 1525 1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536
choice
	prompt "Memory split"
	default VMSPLIT_3G
	help
	  Select the desired split between kernel and user memory.

	  If you are not absolutely sure what you are doing, leave this
	  option alone!

	config VMSPLIT_3G
		bool "3G/1G user/kernel split"
	config VMSPLIT_2G
		bool "2G/2G user/kernel split"
	config VMSPLIT_1G
		bool "1G/3G user/kernel split"
endchoice

config PAGE_OFFSET
	hex
	default 0x40000000 if VMSPLIT_1G
	default 0x80000000 if VMSPLIT_2G
	default 0xC0000000

L
Linus Torvalds 已提交
1537 1538 1539 1540 1541 1542
config NR_CPUS
	int "Maximum number of CPUs (2-32)"
	range 2 32
	depends on SMP
	default "4"

1543 1544 1545 1546 1547 1548 1549
config HOTPLUG_CPU
	bool "Support for hot-pluggable CPUs (EXPERIMENTAL)"
	depends on SMP && HOTPLUG && EXPERIMENTAL
	help
	  Say Y here to experiment with turning CPUs off and on.  CPUs
	  can be controlled through /sys/devices/system/cpu.

1550 1551
config LOCAL_TIMERS
	bool "Use local timer interrupts"
1552
	depends on SMP
1553
	default y
1554
	select HAVE_ARM_TWD if (!ARCH_MSM_SCORPIONMP && !EXYNOS4_MCT)
1555 1556 1557 1558 1559 1560
	help
	  Enable support for local timers on SMP platforms, rather then the
	  legacy IPI broadcast method.  Local timers allows the system
	  accounting to be spread across the timer interval, preventing a
	  "thundering herd" at every timer tick.

1561
source kernel/Kconfig.preempt
L
Linus Torvalds 已提交
1562

1563 1564
config HZ
	int
1565
	default 200 if ARCH_EBSA110 || ARCH_S3C2410 || ARCH_S5P64X0 || \
K
Kukjin Kim 已提交
1566
		ARCH_S5PV210 || ARCH_EXYNOS4
1567
	default OMAP_32K_TIMER_HZ if ARCH_OMAP && OMAP_32K_TIMER
1568
	default AT91_TIMER_HZ if ARCH_AT91
1569
	default SHMOBILE_TIMER_HZ if ARCH_SHMOBILE
1570 1571
	default 100

1572
config THUMB2_KERNEL
1573
	bool "Compile the kernel in Thumb-2 mode (EXPERIMENTAL)"
1574
	depends on CPU_V7 && !CPU_V6 && !CPU_V6K && EXPERIMENTAL
1575 1576
	select AEABI
	select ARM_ASM_UNIFIED
1577
	select ARM_UNWIND
1578 1579 1580 1581 1582 1583 1584
	help
	  By enabling this option, the kernel will be compiled in
	  Thumb-2 mode. A compiler/assembler that understand the unified
	  ARM-Thumb syntax is needed.

	  If unsure, say N.

1585 1586 1587 1588 1589 1590 1591 1592 1593 1594 1595 1596 1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615
config THUMB2_AVOID_R_ARM_THM_JUMP11
	bool "Work around buggy Thumb-2 short branch relocations in gas"
	depends on THUMB2_KERNEL && MODULES
	default y
	help
	  Various binutils versions can resolve Thumb-2 branches to
	  locally-defined, preemptible global symbols as short-range "b.n"
	  branch instructions.

	  This is a problem, because there's no guarantee the final
	  destination of the symbol, or any candidate locations for a
	  trampoline, are within range of the branch.  For this reason, the
	  kernel does not support fixing up the R_ARM_THM_JUMP11 (102)
	  relocation in modules at all, and it makes little sense to add
	  support.

	  The symptom is that the kernel fails with an "unsupported
	  relocation" error when loading some modules.

	  Until fixed tools are available, passing
	  -fno-optimize-sibling-calls to gcc should prevent gcc generating
	  code which hits this problem, at the cost of a bit of extra runtime
	  stack usage in some cases.

	  The problem is described in more detail at:
	      https://bugs.launchpad.net/binutils-linaro/+bug/725126

	  Only Thumb-2 kernels are affected.

	  Unless you are sure your tools don't have this problem, say Y.

1616 1617 1618
config ARM_ASM_UNIFIED
	bool

1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633
config AEABI
	bool "Use the ARM EABI to compile the kernel"
	help
	  This option allows for the kernel to be compiled using the latest
	  ARM ABI (aka EABI).  This is only useful if you are using a user
	  space environment that is also compiled with EABI.

	  Since there are major incompatibilities between the legacy ABI and
	  EABI, especially with regard to structure member alignment, this
	  option also changes the kernel syscall calling convention to
	  disambiguate both ABIs and allow for backward compatibility support
	  (selected with CONFIG_OABI_COMPAT).

	  To use this you need GCC version 4.0.0 or later.

1634
config OABI_COMPAT
1635
	bool "Allow old ABI binaries to run with this kernel (EXPERIMENTAL)"
1636
	depends on AEABI && EXPERIMENTAL && !THUMB2_KERNEL
1637 1638 1639 1640 1641 1642 1643 1644 1645 1646 1647 1648 1649 1650
	default y
	help
	  This option preserves the old syscall interface along with the
	  new (ARM EABI) one. It also provides a compatibility layer to
	  intercept syscalls that have structure arguments which layout
	  in memory differs between the legacy ABI and the new ARM EABI
	  (only for non "thumb" binaries). This option adds a tiny
	  overhead to all syscalls and produces a slightly larger kernel.
	  If you know you'll be using only pure EABI user space then you
	  can say N here. If this option is not selected and you attempt
	  to execute a legacy ABI binary then the result will be
	  UNPREDICTABLE (in fact it can be predicted that it won't work
	  at all). If in doubt say Y.

1651
config ARCH_HAS_HOLES_MEMORYMODEL
1652 1653
	bool

1654 1655 1656
config ARCH_SPARSEMEM_ENABLE
	bool

1657 1658 1659
config ARCH_SPARSEMEM_DEFAULT
	def_bool ARCH_SPARSEMEM_ENABLE

1660
config ARCH_SELECT_MEMORY_MODEL
R
Russell King 已提交
1661
	def_bool ARCH_SPARSEMEM_ENABLE
Y
Yasunori Goto 已提交
1662

1663 1664 1665
config HAVE_ARCH_PFN_VALID
	def_bool ARCH_HAS_HOLES_MEMORYMODEL || !SPARSEMEM

N
Nicolas Pitre 已提交
1666
config HIGHMEM
1667 1668
	bool "High Memory Support"
	depends on MMU
N
Nicolas Pitre 已提交
1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682
	help
	  The address space of ARM processors is only 4 Gigabytes large
	  and it has to accommodate user address space, kernel address
	  space as well as some memory mapped IO. That means that, if you
	  have a large amount of physical memory and/or IO, not all of the
	  memory can be "permanently mapped" by the kernel. The physical
	  memory that is not permanently mapped is called "high memory".

	  Depending on the selected kernel/user memory split, minimum
	  vmalloc space and actual amount of RAM, you may not need this
	  option which should result in a slightly faster kernel.

	  If unsure, say n.

R
Russell King 已提交
1683 1684 1685 1686
config HIGHPTE
	bool "Allocate 2nd-level pagetables from highmem"
	depends on HIGHMEM

1687 1688
config HW_PERF_EVENTS
	bool "Enable hardware performance counter support for perf events"
1689
	depends on PERF_EVENTS && CPU_HAS_PMU
1690 1691 1692 1693 1694
	default y
	help
	  Enable hardware performance counter support for perf events. If
	  disabled, perf events will use software events only.

1695 1696
source "mm/Kconfig"

1697 1698 1699 1700 1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712
config FORCE_MAX_ZONEORDER
	int "Maximum zone order" if ARCH_SHMOBILE
	range 11 64 if ARCH_SHMOBILE
	default "9" if SA1111
	default "11"
	help
	  The kernel memory allocator divides physically contiguous memory
	  blocks into "zones", where each zone is a power of two number of
	  pages.  This option selects the largest power of two that the kernel
	  keeps in the memory allocator.  If you need to allocate very large
	  blocks of physically contiguous memory, then you may need to
	  increase this value.

	  This config option is actually maximum order plus one. For example,
	  a value of 11 means that the largest free memory block is 2^10 pages.

L
Linus Torvalds 已提交
1713 1714
config LEDS
	bool "Timer and CPU usage LEDs"
1715
	depends on ARCH_CDB89712 || ARCH_EBSA110 || \
1716
		   ARCH_EBSA285 || ARCH_INTEGRATOR || \
L
Linus Torvalds 已提交
1717 1718
		   ARCH_LUBBOCK || MACH_MAINSTONE || ARCH_NETWINDER || \
		   ARCH_OMAP || ARCH_P720T || ARCH_PXA_IDP || \
1719
		   ARCH_SA1100 || ARCH_SHARK || ARCH_VERSATILE || \
1720
		   ARCH_AT91 || ARCH_DAVINCI || \
1721
		   ARCH_KS8695 || MACH_RD88F5182 || ARCH_REALVIEW
L
Linus Torvalds 已提交
1722 1723 1724 1725 1726 1727 1728 1729 1730 1731 1732 1733 1734
	help
	  If you say Y here, the LEDs on your machine will be used
	  to provide useful information about your current system status.

	  If you are compiling a kernel for a NetWinder or EBSA-285, you will
	  be able to select which LEDs are active using the options below. If
	  you are compiling a kernel for the EBSA-110 or the LART however, the
	  red LED will simply flash regularly to indicate that the system is
	  still functional. It is safe to say Y here if you have a CATS
	  system, but the driver will do nothing.

config LEDS_TIMER
	bool "Timer LED" if (!ARCH_CDB89712 && !ARCH_OMAP) || \
D
David Brownell 已提交
1735 1736
			    OMAP_OSK_MISTRAL || MACH_OMAP_H2 \
			    || MACH_OMAP_PERSEUS2
L
Linus Torvalds 已提交
1737
	depends on LEDS
1738
	depends on !GENERIC_CLOCKEVENTS
L
Linus Torvalds 已提交
1739 1740 1741 1742 1743 1744 1745 1746 1747 1748 1749 1750 1751 1752
	default y if ARCH_EBSA110
	help
	  If you say Y here, one of the system LEDs (the green one on the
	  NetWinder, the amber one on the EBSA285, or the red one on the LART)
	  will flash regularly to indicate that the system is still
	  operational. This is mainly useful to kernel hackers who are
	  debugging unstable kernels.

	  The LART uses the same LED for both Timer LED and CPU usage LED
	  functions. You may choose to use both, but the Timer LED function
	  will overrule the CPU usage LED.

config LEDS_CPU
	bool "CPU usage LED" if (!ARCH_CDB89712 && !ARCH_EBSA110 && \
D
David Brownell 已提交
1753 1754 1755
			!ARCH_OMAP) \
			|| OMAP_OSK_MISTRAL || MACH_OMAP_H2 \
			|| MACH_OMAP_PERSEUS2
L
Linus Torvalds 已提交
1756 1757 1758 1759 1760 1761 1762 1763 1764 1765 1766 1767
	depends on LEDS
	help
	  If you say Y here, the red LED will be used to give a good real
	  time indication of CPU usage, by lighting whenever the idle task
	  is not currently executing.

	  The LART uses the same LED for both Timer LED and CPU usage LED
	  functions. You may choose to use both, but the Timer LED function
	  will overrule the CPU usage LED.

config ALIGNMENT_TRAP
	bool
1768
	depends on CPU_CP15_MMU
L
Linus Torvalds 已提交
1769
	default y if !ARCH_EBSA110
1770
	select HAVE_PROC_CPU if PROC_FS
L
Linus Torvalds 已提交
1771
	help
1772
	  ARM processors cannot fetch/store information which is not
L
Linus Torvalds 已提交
1773 1774 1775 1776 1777 1778 1779
	  naturally aligned on the bus, i.e., a 4 byte fetch must start at an
	  address divisible by 4. On 32-bit ARM processors, these non-aligned
	  fetch/store instructions will be emulated in software if you say
	  here, which has a severe performance impact. This is necessary for
	  correct operation of some network protocols. With an IP-only
	  configuration it is safe to say N, otherwise say Y.

1780 1781 1782 1783 1784 1785 1786 1787 1788 1789 1790 1791 1792 1793 1794 1795
config UACCESS_WITH_MEMCPY
	bool "Use kernel mem{cpy,set}() for {copy_to,clear}_user() (EXPERIMENTAL)"
	depends on MMU && EXPERIMENTAL
	default y if CPU_FEROCEON
	help
	  Implement faster copy_to_user and clear_user methods for CPU
	  cores where a 8-word STM instruction give significantly higher
	  memory write throughput than a sequence of individual 32bit stores.

	  A possible side effect is a slight increase in scheduling latency
	  between threads sharing the same address space if they invoke
	  such copy operations with large buffers.

	  However, if the CPU data cache is using a write-allocate mode,
	  this option is unlikely to provide any performance gain.

N
Nicolas Pitre 已提交
1796 1797 1798 1799 1800 1801 1802 1803 1804 1805 1806 1807 1808 1809
config SECCOMP
	bool
	prompt "Enable seccomp to safely compute untrusted bytecode"
	---help---
	  This kernel feature is useful for number crunching applications
	  that may need to compute untrusted bytecode during their
	  execution. By using pipes or other transports made available to
	  the process as file descriptors supporting the read/write
	  syscalls, it's possible to isolate those applications in
	  their own address space using seccomp. Once seccomp is
	  enabled via prctl(PR_SET_SECCOMP), it cannot be disabled
	  and the task is only allowed to execute a few safe syscalls
	  defined by each seccomp mode.

1810 1811
config CC_STACKPROTECTOR
	bool "Enable -fstack-protector buffer overflow detection (EXPERIMENTAL)"
1812
	depends on EXPERIMENTAL
1813 1814 1815 1816 1817 1818 1819 1820 1821 1822
	help
	  This option turns on the -fstack-protector GCC feature. This
	  feature puts, at the beginning of functions, a canary value on
	  the stack just before the return address, and validates
	  the value just before actually returning.  Stack based buffer
	  overflows (that need to overwrite this return address) now also
	  overwrite the canary, which gets detected and the attack is then
	  neutralized via a kernel panic.
	  This feature requires gcc version 4.2 or above.

1823 1824 1825 1826 1827 1828
config DEPRECATED_PARAM_STRUCT
	bool "Provide old way to pass kernel parameters"
	help
	  This was deprecated in 2001 and announced to live on for 5 years.
	  Some old boot loaders still use this way.

L
Linus Torvalds 已提交
1829 1830 1831 1832
endmenu

menu "Boot options"

G
Grant Likely 已提交
1833 1834 1835 1836
config USE_OF
	bool "Flattened Device Tree support"
	select OF
	select OF_EARLY_FLATTREE
1837
	select IRQ_DOMAIN
G
Grant Likely 已提交
1838 1839 1840
	help
	  Include support for flattened device tree machine descriptions.

L
Linus Torvalds 已提交
1841 1842 1843 1844 1845 1846 1847 1848 1849 1850 1851 1852 1853 1854 1855 1856 1857
# Compressed boot loader in ROM.  Yes, we really want to ask about
# TEXT and BSS so we preserve their values in the config files.
config ZBOOT_ROM_TEXT
	hex "Compressed ROM boot loader base address"
	default "0"
	help
	  The physical address at which the ROM-able zImage is to be
	  placed in the target.  Platforms which normally make use of
	  ROM-able zImage formats normally set this to a suitable
	  value in their defconfig file.

	  If ZBOOT_ROM is not enabled, this has no effect.

config ZBOOT_ROM_BSS
	hex "Compressed ROM boot loader BSS address"
	default "0"
	help
1858 1859 1860 1861 1862 1863
	  The base address of an area of read/write memory in the target
	  for the ROM-able zImage which must be available while the
	  decompressor is running. It must be large enough to hold the
	  entire decompressed kernel plus an additional 128 KiB.
	  Platforms which normally make use of ROM-able zImage formats
	  normally set this to a suitable value in their defconfig file.
L
Linus Torvalds 已提交
1864 1865 1866 1867 1868 1869 1870 1871 1872 1873

	  If ZBOOT_ROM is not enabled, this has no effect.

config ZBOOT_ROM
	bool "Compressed boot loader in ROM/flash"
	depends on ZBOOT_ROM_TEXT != ZBOOT_ROM_BSS
	help
	  Say Y here if you intend to execute your compressed kernel image
	  (zImage) directly from ROM or flash.  If unsure, say N.

1874 1875 1876 1877 1878 1879 1880 1881 1882 1883 1884 1885 1886 1887 1888 1889 1890
choice
	prompt "Include SD/MMC loader in zImage (EXPERIMENTAL)"
	depends on ZBOOT_ROM && ARCH_SH7372 && EXPERIMENTAL
	default ZBOOT_ROM_NONE
	help
	  Include experimental SD/MMC loading code in the ROM-able zImage.
	  With this enabled it is possible to write the the ROM-able zImage
	  kernel image to an MMC or SD card and boot the kernel straight
	  from the reset vector. At reset the processor Mask ROM will load
	  the first part of the the ROM-able zImage which in turn loads the
	  rest the kernel image to RAM.

config ZBOOT_ROM_NONE
	bool "No SD/MMC loader in zImage (EXPERIMENTAL)"
	help
	  Do not load image from SD or MMC

1891 1892 1893
config ZBOOT_ROM_MMCIF
	bool "Include MMCIF loader in zImage (EXPERIMENTAL)"
	help
1894 1895 1896 1897 1898 1899 1900 1901
	  Load image from MMCIF hardware block.

config ZBOOT_ROM_SH_MOBILE_SDHI
	bool "Include SuperH Mobile SDHI loader in zImage (EXPERIMENTAL)"
	help
	  Load image from SDHI hardware block

endchoice
1902

1903 1904 1905 1906 1907 1908 1909 1910 1911 1912 1913 1914 1915 1916 1917 1918 1919 1920 1921 1922
config ARM_APPENDED_DTB
	bool "Use appended device tree blob to zImage (EXPERIMENTAL)"
	depends on OF && !ZBOOT_ROM && EXPERIMENTAL
	help
	  With this option, the boot code will look for a device tree binary
	  (DTB) appended to zImage
	  (e.g. cat zImage <filename>.dtb > zImage_w_dtb).

	  This is meant as a backward compatibility convenience for those
	  systems with a bootloader that can't be upgraded to accommodate
	  the documented boot protocol using a device tree.

	  Beware that there is very little in terms of protection against
	  this option being confused by leftover garbage in memory that might
	  look like a DTB header after a reboot if no actual DTB is appended
	  to zImage.  Do not leave this option active in a production kernel
	  if you don't intend to always append a DTB.  Proper passing of the
	  location into r2 of a bootloader provided DTB is always preferable
	  to this option.

1923 1924 1925 1926 1927 1928 1929 1930 1931 1932 1933 1934
config ARM_ATAG_DTB_COMPAT
	bool "Supplement the appended DTB with traditional ATAG information"
	depends on ARM_APPENDED_DTB
	help
	  Some old bootloaders can't be updated to a DTB capable one, yet
	  they provide ATAGs with memory configuration, the ramdisk address,
	  the kernel cmdline string, etc.  Such information is dynamically
	  provided by the bootloader and can't always be stored in a static
	  DTB.  To allow a device tree enabled kernel to be used with such
	  bootloaders, this option allows zImage to extract the information
	  from the ATAG list and store it at run time into the appended DTB.

L
Linus Torvalds 已提交
1935 1936 1937 1938 1939 1940 1941 1942 1943 1944
config CMDLINE
	string "Default kernel command string"
	default ""
	help
	  On some architectures (EBSA110 and CATS), there is currently no way
	  for the boot loader to pass arguments to the kernel. For these
	  architectures, you should supply some command-line options at build
	  time by entering them here. As a minimum, you should specify the
	  memory size and the root device (e.g., mem=64M root=/dev/nfs).

1945 1946 1947 1948 1949 1950 1951 1952 1953 1954 1955 1956 1957 1958 1959 1960 1961
choice
	prompt "Kernel command line type" if CMDLINE != ""
	default CMDLINE_FROM_BOOTLOADER

config CMDLINE_FROM_BOOTLOADER
	bool "Use bootloader kernel arguments if available"
	help
	  Uses the command-line options passed by the boot loader. If
	  the boot loader doesn't provide any, the default kernel command
	  string provided in CMDLINE will be used.

config CMDLINE_EXTEND
	bool "Extend bootloader kernel arguments"
	help
	  The command-line arguments provided by the boot loader will be
	  appended to the default kernel command string.

1962 1963 1964 1965 1966 1967 1968
config CMDLINE_FORCE
	bool "Always use the default kernel command string"
	help
	  Always use the default kernel command string, even if the boot
	  loader passes other arguments to the kernel.
	  This is useful if you cannot or don't want to change the
	  command-line options your boot loader passes to the kernel.
1969
endchoice
1970

L
Linus Torvalds 已提交
1971 1972 1973 1974 1975 1976 1977 1978 1979 1980 1981 1982 1983 1984 1985 1986 1987 1988 1989 1990 1991 1992 1993 1994 1995 1996 1997 1998 1999 2000
config XIP_KERNEL
	bool "Kernel Execute-In-Place from ROM"
	depends on !ZBOOT_ROM
	help
	  Execute-In-Place allows the kernel to run from non-volatile storage
	  directly addressable by the CPU, such as NOR flash. This saves RAM
	  space since the text section of the kernel is not loaded from flash
	  to RAM.  Read-write sections, such as the data section and stack,
	  are still copied to RAM.  The XIP kernel is not compressed since
	  it has to run directly from flash, so it will take more space to
	  store it.  The flash address used to link the kernel object files,
	  and for storing it, is configuration dependent. Therefore, if you
	  say Y here, you must know the proper physical address where to
	  store the kernel image depending on your own flash memory usage.

	  Also note that the make target becomes "make xipImage" rather than
	  "make zImage" or "make Image".  The final kernel binary to put in
	  ROM memory will be arch/arm/boot/xipImage.

	  If unsure, say N.

config XIP_PHYS_ADDR
	hex "XIP Kernel Physical Location"
	depends on XIP_KERNEL
	default "0x00080000"
	help
	  This is the physical address in your flash memory the kernel will
	  be linked for and stored to.  This address is dependent on your
	  own flash usage.

R
Richard Purdie 已提交
2001 2002 2003 2004 2005 2006
config KEXEC
	bool "Kexec system call (EXPERIMENTAL)"
	depends on EXPERIMENTAL
	help
	  kexec is a system call that implements the ability to shutdown your
	  current kernel, and to start another kernel.  It is like a reboot
M
Matt LaPlante 已提交
2007
	  but it is independent of the system firmware.   And like a reboot
R
Richard Purdie 已提交
2008 2009 2010 2011 2012 2013 2014
	  you can start any kernel with it, not just Linux.

	  It is an ongoing process to be certain the hardware in a machine
	  is properly shutdown, so do not be surprised if this code does not
	  initially work for you.  It may help to enable device hotplugging
	  support.

2015 2016
config ATAGS_PROC
	bool "Export atags in procfs"
2017 2018
	depends on KEXEC
	default y
2019 2020 2021 2022
	help
	  Should the atags used to boot the kernel be exported in an "atags"
	  file in procfs. Useful with kexec.

2023 2024 2025 2026 2027 2028 2029 2030 2031 2032 2033 2034 2035
config CRASH_DUMP
	bool "Build kdump crash kernel (EXPERIMENTAL)"
	depends on EXPERIMENTAL
	help
	  Generate crash dump after being started by kexec. This should
	  be normally only set in special crash dump kernels which are
	  loaded in the main kernel with kexec-tools into a specially
	  reserved region and then later executed after a crash by
	  kdump/kexec. The crash dump kernel must be compiled to a
	  memory address not used by the main kernel

	  For more details see Documentation/kdump/kdump.txt

2036 2037 2038 2039 2040 2041 2042 2043 2044 2045
config AUTO_ZRELADDR
	bool "Auto calculation of the decompressed kernel image address"
	depends on !ZBOOT_ROM && !ARCH_U300
	help
	  ZRELADDR is the physical address where the decompressed kernel
	  image will be placed. If AUTO_ZRELADDR is selected, the address
	  will be determined at run-time by masking the current IP with
	  0xf8000000. This assumes the zImage being placed in the first 128MB
	  from start of memory.

L
Linus Torvalds 已提交
2046 2047
endmenu

2048
menu "CPU Power Management"
L
Linus Torvalds 已提交
2049

2050
if ARCH_HAS_CPUFREQ
L
Linus Torvalds 已提交
2051 2052 2053

source "drivers/cpufreq/Kconfig"

Y
Yong Shen 已提交
2054 2055 2056 2057 2058 2059
config CPU_FREQ_IMX
	tristate "CPUfreq driver for i.MX CPUs"
	depends on ARCH_MXC && CPU_FREQ
	help
	  This enables the CPUfreq driver for i.MX CPUs.

L
Linus Torvalds 已提交
2060 2061 2062 2063 2064 2065 2066 2067 2068 2069 2070 2071 2072 2073 2074 2075 2076
config CPU_FREQ_SA1100
	bool

config CPU_FREQ_SA1110
	bool

config CPU_FREQ_INTEGRATOR
	tristate "CPUfreq driver for ARM Integrator CPUs"
	depends on ARCH_INTEGRATOR && CPU_FREQ
	default y
	help
	  This enables the CPUfreq driver for ARM Integrator CPUs.

	  For details, take a look at <file:Documentation/cpu-freq>.

	  If in doubt, say Y.

R
Russell King 已提交
2077 2078 2079 2080
config CPU_FREQ_PXA
	bool
	depends on CPU_FREQ && ARCH_PXA && PXA25x
	default y
2081
	select CPU_FREQ_TABLE
R
Russell King 已提交
2082 2083
	select CPU_FREQ_DEFAULT_GOV_USERSPACE

B
Ben Dooks 已提交
2084 2085 2086 2087 2088 2089
config CPU_FREQ_S3C
	bool
	help
	  Internal configuration node for common cpufreq on Samsung SoC

config CPU_FREQ_S3C24XX
2090
	bool "CPUfreq driver for Samsung S3C24XX series CPUs (EXPERIMENTAL)"
B
Ben Dooks 已提交
2091 2092 2093 2094 2095 2096 2097 2098 2099 2100 2101
	depends on ARCH_S3C2410 && CPU_FREQ && EXPERIMENTAL
	select CPU_FREQ_S3C
	help
	  This enables the CPUfreq driver for the Samsung S3C24XX family
	  of CPUs.

	  For details, take a look at <file:Documentation/cpu-freq>.

	  If in doubt, say N.

config CPU_FREQ_S3C24XX_PLL
2102
	bool "Support CPUfreq changing of PLL frequency (EXPERIMENTAL)"
B
Ben Dooks 已提交
2103 2104 2105 2106 2107 2108 2109 2110 2111 2112 2113 2114 2115 2116 2117 2118 2119 2120 2121 2122 2123
	depends on CPU_FREQ_S3C24XX && EXPERIMENTAL
	help
	  Compile in support for changing the PLL frequency from the
	  S3C24XX series CPUfreq driver. The PLL takes time to settle
	  after a frequency change, so by default it is not enabled.

	  This also means that the PLL tables for the selected CPU(s) will
	  be built which may increase the size of the kernel image.

config CPU_FREQ_S3C24XX_DEBUG
	bool "Debug CPUfreq Samsung driver core"
	depends on CPU_FREQ_S3C24XX
	help
	  Enable s3c_freq_dbg for the Samsung S3C CPUfreq core

config CPU_FREQ_S3C24XX_IODEBUG
	bool "Debug CPUfreq Samsung driver IO timing"
	depends on CPU_FREQ_S3C24XX
	help
	  Enable s3c_freq_iodbg for the Samsung S3C CPUfreq core

2124 2125 2126 2127 2128 2129
config CPU_FREQ_S3C24XX_DEBUGFS
	bool "Export debugfs for CPUFreq"
	depends on CPU_FREQ_S3C24XX && DEBUG_FS
	help
	  Export status information via debugfs.

L
Linus Torvalds 已提交
2130 2131
endif

2132 2133 2134 2135
source "drivers/cpuidle/Kconfig"

endmenu

L
Linus Torvalds 已提交
2136 2137 2138 2139 2140 2141
menu "Floating point emulation"

comment "At least one emulation must be selected"

config FPE_NWFPE
	bool "NWFPE math emulation"
2142
	depends on (!AEABI || OABI_COMPAT) && !THUMB2_KERNEL
L
Linus Torvalds 已提交
2143 2144 2145 2146 2147 2148 2149 2150 2151 2152 2153
	---help---
	  Say Y to include the NWFPE floating point emulator in the kernel.
	  This is necessary to run most binaries. Linux does not currently
	  support floating point hardware so you need to say Y here even if
	  your machine has an FPA or floating point co-processor podule.

	  You may say N here if you are going to load the Acorn FPEmulator
	  early in the bootup.

config FPE_NWFPE_XP
	bool "Support extended precision"
2154
	depends on FPE_NWFPE
L
Linus Torvalds 已提交
2155 2156 2157 2158 2159 2160 2161 2162 2163 2164 2165
	help
	  Say Y to include 80-bit support in the kernel floating-point
	  emulator.  Otherwise, only 32 and 64-bit support is compiled in.
	  Note that gcc does not generate 80-bit operations by default,
	  so in most cases this option only enlarges the size of the
	  floating point emulator without any good reason.

	  You almost surely want to say N here.

config FPE_FASTFPE
	bool "FastFPE math emulation (EXPERIMENTAL)"
2166
	depends on (!AEABI || OABI_COMPAT) && !CPU_32v3 && EXPERIMENTAL
L
Linus Torvalds 已提交
2167 2168 2169 2170 2171 2172 2173 2174 2175 2176 2177 2178 2179
	---help---
	  Say Y here to include the FAST floating point emulator in the kernel.
	  This is an experimental much faster emulator which now also has full
	  precision for the mantissa.  It does not support any exceptions.
	  It is very simple, and approximately 3-6 times faster than NWFPE.

	  It should be sufficient for most programs.  It may be not suitable
	  for scientific calculations, but you have to check this for yourself.
	  If you do not feel you need a faster FP emulation you should better
	  choose NWFPE.

config VFP
	bool "VFP-format floating point maths"
2180
	depends on CPU_V6 || CPU_V6K || CPU_ARM926T || CPU_V7 || CPU_FEROCEON
L
Linus Torvalds 已提交
2181 2182 2183 2184 2185 2186 2187 2188 2189
	help
	  Say Y to include VFP support code in the kernel. This is needed
	  if your hardware includes a VFP unit.

	  Please see <file:Documentation/arm/VFP/release-notes.txt> for
	  release notes and additional status information.

	  Say N if your target does not have VFP hardware.

2190 2191 2192 2193 2194
config VFPv3
	bool
	depends on VFP
	default y if CPU_V7

2195 2196 2197 2198 2199 2200 2201
config NEON
	bool "Advanced SIMD (NEON) Extension support"
	depends on VFPv3 && CPU_V7
	help
	  Say Y to include support code for NEON, the ARMv7 Advanced SIMD
	  Extension.

L
Linus Torvalds 已提交
2202 2203 2204 2205 2206 2207 2208 2209
endmenu

menu "Userspace binary formats"

source "fs/Kconfig.binfmt"

config ARTHUR
	tristate "RISC OS personality"
2210
	depends on !AEABI
L
Linus Torvalds 已提交
2211 2212 2213 2214 2215 2216 2217 2218 2219 2220 2221
	help
	  Say Y here to include the kernel code necessary if you want to run
	  Acorn RISC OS/Arthur binaries under Linux. This code is still very
	  experimental; if this sounds frightening, say N and sleep in peace.
	  You can also say M here to compile this support as a module (which
	  will be called arthur).

endmenu

menu "Power management options"

R
Russell King 已提交
2222
source "kernel/power/Kconfig"
L
Linus Torvalds 已提交
2223

J
Johannes Berg 已提交
2224
config ARCH_SUSPEND_POSSIBLE
2225
	depends on !ARCH_S5PC100
2226 2227
	depends on CPU_ARM920T || CPU_ARM926T || CPU_SA1100 || \
		CPU_V6 || CPU_V6K || CPU_V7 || CPU_XSC3 || CPU_XSCALE
J
Johannes Berg 已提交
2228 2229
	def_bool y

2230 2231 2232
config ARM_CPU_SUSPEND
	def_bool PM_SLEEP

L
Linus Torvalds 已提交
2233 2234
endmenu

2235 2236
source "net/Kconfig"

2237
source "drivers/Kconfig"
L
Linus Torvalds 已提交
2238 2239 2240 2241 2242 2243 2244 2245 2246 2247

source "fs/Kconfig"

source "arch/arm/Kconfig.debug"

source "security/Kconfig"

source "crypto/Kconfig"

source "lib/Kconfig"