mpc8272ads.dts 6.5 KB
Newer Older
1 2 3
/*
 * MPC8272 ADS Device Tree Source
 *
4
 * Copyright 2005,2008 Freescale Semiconductor Inc.
5 6 7 8 9 10 11
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */

12 13
/dts-v1/;

14
/ {
15
	model = "MPC8272ADS";
16
	compatible = "fsl,mpc8272ads";
17 18 19 20 21 22 23 24 25
	#address-cells = <1>;
	#size-cells = <1>;

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		PowerPC,8272@0 {
			device_type = "cpu";
26 27 28 29 30
			reg = <0x0>;
			d-cache-line-size = <32>;
			i-cache-line-size = <32>;
			d-cache-size = <16384>;
			i-cache-size = <16384>;
31 32 33 34 35 36 37 38
			timebase-frequency = <0>;
			bus-frequency = <0>;
			clock-frequency = <0>;
		};
	};

	memory {
		device_type = "memory";
39
		reg = <0x0 0x0>;
40 41
	};

42 43 44 45
	localbus@f0010100 {
		compatible = "fsl,mpc8272-localbus",
		             "fsl,pq2-localbus";
		#address-cells = <2>;
46
		#size-cells = <1>;
47
		reg = <0xf0010100 0x40>;
48

49 50 51
		ranges = <0x0 0x0 0xfe000000 0x2000000
		          0x1 0x0 0xf4500000 0x8000
		          0x3 0x0 0xf8200000 0x8000>;
52

53 54
		flash@0,0 {
			compatible = "jedec-flash";
55
			reg = <0x0 0x0 0x2000000>;
56 57
			bank-width = <4>;
			device-width = <1>;
58 59
		};

60
		board-control@1,0 {
61
			reg = <0x1 0x0 0x20>;
62
			compatible = "fsl,mpc8272ads-bcsr";
63 64
		};

65 66 67 68 69
		PCI_PIC: interrupt-controller@3,0 {
			compatible = "fsl,mpc8272ads-pci-pic",
			             "fsl,pq2ads-pci-pic";
			#interrupt-cells = <1>;
			interrupt-controller;
70
			reg = <0x3 0x0 0x8>;
71
			interrupt-parent = <&PIC>;
72
			interrupts = <20 8>;
73
		};
74 75 76 77 78
	};


	pci@f0010800 {
		device_type = "pci";
79
		reg = <0xf0010800 0x10c 0xf00101ac 0x8 0xf00101c4 0x8>;
80 81 82 83
		compatible = "fsl,mpc8272-pci", "fsl,pq2-pci";
		#interrupt-cells = <1>;
		#size-cells = <2>;
		#address-cells = <3>;
84 85
		clock-frequency = <66666666>;
		interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
86 87
		interrupt-map = <
		                 /* IDSEL 0x16 */
88 89 90 91
		                 0xb000 0x0 0x0 0x1 &PCI_PIC 0
		                 0xb000 0x0 0x0 0x2 &PCI_PIC 1
		                 0xb000 0x0 0x0 0x3 &PCI_PIC 2
		                 0xb000 0x0 0x0 0x4 &PCI_PIC 3
92 93

		                 /* IDSEL 0x17 */
94 95 96 97
		                 0xb800 0x0 0x0 0x1 &PCI_PIC 4
		                 0xb800 0x0 0x0 0x2 &PCI_PIC 5
		                 0xb800 0x0 0x0 0x3 &PCI_PIC 6
		                 0xb800 0x0 0x0 0x4 &PCI_PIC 7
98 99

		                 /* IDSEL 0x18 */
100 101 102 103
		                 0xc000 0x0 0x0 0x1 &PCI_PIC 8
		                 0xc000 0x0 0x0 0x2 &PCI_PIC 9
		                 0xc000 0x0 0x0 0x3 &PCI_PIC 10
		                 0xc000 0x0 0x0 0x4 &PCI_PIC 11>;
104 105

		interrupt-parent = <&PIC>;
106 107 108 109
		interrupts = <18 8>;
		ranges = <0x42000000 0x0 0x80000000 0x80000000 0x0 0x20000000
		          0x2000000 0x0 0xa0000000 0xa0000000 0x0 0x20000000
		          0x1000000 0x0 0x0 0xf6000000 0x0 0x2000000>;
110 111 112 113 114 115 116
	};

	soc@f0000000 {
		#address-cells = <1>;
		#size-cells = <1>;
		device_type = "soc";
		compatible = "fsl,mpc8272", "fsl,pq2-soc";
117
		ranges = <0x0 0xf0000000 0x53000>;
118 119

		// Temporary -- will go away once kernel uses ranges for get_immrbase().
120
		reg = <0xf0000000 0x53000>;
121

122
		cpm@119c0 {
123 124
			#address-cells = <1>;
			#size-cells = <1>;
125
			compatible = "fsl,mpc8272-cpm", "fsl,cpm2";
126
			reg = <0x119c0 0x30>;
127 128
			ranges;

129 130 131
			muram@0 {
				#address-cells = <1>;
				#size-cells = <1>;
132
				ranges = <0x0 0x0 0x10000>;
133 134 135

				data@0 {
					compatible = "fsl,cpm-muram-data";
136
					reg = <0x0 0x2000 0x9800 0x800>;
137 138 139
				};
			};

140 141 142 143
			brg@119f0 {
				compatible = "fsl,mpc8272-brg",
				             "fsl,cpm2-brg",
				             "fsl,cpm-brg";
144
				reg = <0x119f0 0x10 0x115f0 0x10>;
145 146 147
			};

			serial@11a00 {
148
				device_type = "serial";
149 150
				compatible = "fsl,mpc8272-scc-uart",
				             "fsl,cpm2-scc-uart";
151 152
				reg = <0x11a00 0x20 0x8000 0x100>;
				interrupts = <40 8>;
153 154
				interrupt-parent = <&PIC>;
				fsl,cpm-brg = <1>;
155
				fsl,cpm-command = <0x800000>;
156 157
			};

158
			serial@11a60 {
159
				device_type = "serial";
160 161
				compatible = "fsl,mpc8272-scc-uart",
				             "fsl,cpm2-scc-uart";
162 163
				reg = <0x11a60 0x20 0x8300 0x100>;
				interrupts = <43 8>;
164 165
				interrupt-parent = <&PIC>;
				fsl,cpm-brg = <4>;
166
				fsl,cpm-command = <0xce00000>;
167 168 169 170 171 172 173
			};

			mdio@10d40 {
				device_type = "mdio";
				compatible = "fsl,mpc8272ads-mdio-bitbang",
				             "fsl,mpc8272-mdio-bitbang",
				             "fsl,cpm2-mdio-bitbang";
174
				reg = <0x10d40 0x14>;
175 176
				#address-cells = <1>;
				#size-cells = <0>;
177 178
				fsl,mdio-pin = <18>;
				fsl,mdc-pin = <19>;
179 180 181

				PHY0: ethernet-phy@0 {
					interrupt-parent = <&PIC>;
182 183
					interrupts = <23 8>;
					reg = <0x0>;
184 185 186 187 188
					device_type = "ethernet-phy";
				};

				PHY1: ethernet-phy@1 {
					interrupt-parent = <&PIC>;
189 190
					interrupts = <23 8>;
					reg = <0x3>;
191 192 193 194 195 196 197 198
					device_type = "ethernet-phy";
				};
			};

			ethernet@11300 {
				device_type = "network";
				compatible = "fsl,mpc8272-fcc-enet",
				             "fsl,cpm2-fcc-enet";
199
				reg = <0x11300 0x20 0x8400 0x100 0x11390 0x1>;
200
				local-mac-address = [ 00 00 00 00 00 00 ];
201
				interrupts = <32 8>;
202 203 204
				interrupt-parent = <&PIC>;
				phy-handle = <&PHY0>;
				linux,network-index = <0>;
205
				fsl,cpm-command = <0x12000300>;
206 207 208 209 210 211
			};

			ethernet@11320 {
				device_type = "network";
				compatible = "fsl,mpc8272-fcc-enet",
				             "fsl,cpm2-fcc-enet";
212
				reg = <0x11320 0x20 0x8500 0x100 0x113b0 0x1>;
213
				local-mac-address = [ 00 00 00 00 00 00 ];
214
				interrupts = <33 8>;
215 216 217
				interrupt-parent = <&PIC>;
				phy-handle = <&PHY1>;
				linux,network-index = <1>;
218
				fsl,cpm-command = <0x16200300>;
219
			};
220 221 222 223 224 225 226 227 228 229 230

			i2c@11860 {
				compatible = "fsl,mpc8272-i2c",
					     "fsl,cpm2-i2c";
				reg = <0x11860 0x20 0x8afc 0x2>;
				interrupts = <1 8>;
				interrupt-parent = <&PIC>;
				fsl,cpm-command = <0x29600000>;
				#address-cells = <1>;
				#size-cells = <0>;
			};
231 232
		};

233
		PIC: interrupt-controller@10c00 {
234 235
			#interrupt-cells = <2>;
			interrupt-controller;
236
			reg = <0x10c00 0x80>;
237
			compatible = "fsl,mpc8272-pic", "fsl,cpm2-pic";
238
		};
239 240

/* May need to remove if on a part without crypto engine */
241 242 243
		crypto@30000 {
			device_type = "crypto";
			model = "SEC2";
244 245 246 247
			compatible = "fsl,mpc8272-talitos-sec2",
			             "fsl,talitos-sec2",
			             "fsl,talitos",
			             "talitos";
248 249
			reg = <0x30000 0x10000>;
			interrupts = <11 8>;
250
			interrupt-parent = <&PIC>;
251
			num-channels = <4>;
252 253
			channel-fifo-len = <24>;
			exec-units-mask = <0x7e>;
254
/* desc mask is for rev1.x, we need runtime fixup for >=2.x */
255
			descriptor-types-mask = <0x1010ebf>;
256 257
		};
	};
258 259 260 261

	chosen {
		linux,stdout-path = "/soc/cpm/serial@11a00";
	};
262
};