Kconfig 13.5 KB
Newer Older
A
Alan Cox 已提交
1 2
#
#	EDAC Kconfig
3
#	Copyright (c) 2008 Doug Thompson www.softwarebitmaker.com
A
Alan Cox 已提交
4
#	Licensed and distributed under the GPL
5 6 7

config EDAC_ATOMIC_SCRUB
	bool
A
Alan Cox 已提交
8

B
Borislav Petkov 已提交
9 10 11
config EDAC_SUPPORT
	bool

12
menuconfig EDAC
B
Borislav Petkov 已提交
13 14
	tristate "EDAC (Error Detection And Correction) reporting"
	depends on HAS_IOMEM && EDAC_SUPPORT && RAS
A
Alan Cox 已提交
15
	help
B
Borislav Petkov 已提交
16 17 18
	  EDAC is a subsystem along with hardware-specific drivers designed to
	  report hardware errors. These are low-level errors that are reported
	  in the CPU or supporting chipset or other subsystems:
19 20
	  memory errors, cache errors, PCI errors, thermal throttling, etc..
	  If unsure, select 'Y'.
A
Alan Cox 已提交
21

B
Borislav Petkov 已提交
22
	  The mailing list for the EDAC project is linux-edac@vger.kernel.org.
T
Tim Small 已提交
23

24
if EDAC
A
Alan Cox 已提交
25

26 27 28 29 30 31 32 33
config EDAC_LEGACY_SYSFS
	bool "EDAC legacy sysfs"
	default y
	help
	  Enable the compatibility sysfs nodes.
	  Use 'Y' if your edac utilities aren't ported to work with the newer
	  structures.

A
Alan Cox 已提交
34 35
config EDAC_DEBUG
	bool "Debugging"
B
Borislav Petkov 已提交
36
	select DEBUG_FS
A
Alan Cox 已提交
37
	help
38 39 40 41
	  This turns on debugging information for the entire EDAC subsystem.
	  You do so by inserting edac_module with "edac_debug_level=x." Valid
	  levels are 0-4 (from low to high) and by default it is set to 2.
	  Usually you should select 'N' here.
A
Alan Cox 已提交
42

B
Borislav Petkov 已提交
43
config EDAC_DECODE_MCE
44
	tristate "Decode MCEs in human-readable form (only on AMD for now)"
45
	depends on CPU_SUP_AMD && X86_MCE_AMD
46 47 48
	default y
	---help---
	  Enable this option if you want to decode Machine Check Exceptions
L
Lucas De Marchi 已提交
49
	  occurring on your machine in human-readable form.
50 51 52 53 54

	  You should definitely say Y here in case you want to decode MCEs
	  which occur really early upon boot, before the module infrastructure
	  has been initialized.

55 56
config EDAC_GHES
	bool "Output ACPI APEI/GHES BIOS detected errors via EDAC"
B
Borislav Petkov 已提交
57
	depends on ACPI_APEI_GHES && (EDAC=y)
58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76
	help
	  Not all machines support hardware-driven error report. Some of those
	  provide a BIOS-driven error report mechanism via ACPI, using the
	  APEI/GHES driver. By enabling this option, the error reports provided
	  by GHES are sent to userspace via the EDAC API.

	  When this option is enabled, it will disable the hardware-driven
	  mechanisms, if a GHES BIOS is detected, entering into the
	  "Firmware First" mode.

	  It should be noticed that keeping both GHES and a hardware-driven
	  error mechanism won't work well, as BIOS will race with OS, while
	  reading the error registers. So, if you want to not use "Firmware
	  first" GHES error mechanism, you should disable GHES either at
	  compilation time or by passing "ghes.disable=1" Kernel parameter
	  at boot time.

	  In doubt, say 'Y'.

77
config EDAC_AMD64
T
Tomasz Pala 已提交
78
	tristate "AMD64 (Opteron, Athlon64)"
B
Borislav Petkov 已提交
79
	depends on AMD_NB && EDAC_DECODE_MCE
80
	help
81
	  Support for error detection and correction of DRAM ECC errors on
T
Tomasz Pala 已提交
82
	  the AMD64 families (>= K8) of memory controllers.
83 84

config EDAC_AMD64_ERROR_INJECTION
B
Borislav Petkov 已提交
85
	bool "Sysfs HW Error injection facilities"
86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101
	depends on EDAC_AMD64
	help
	  Recent Opterons (Family 10h and later) provide for Memory Error
	  Injection into the ECC detection circuits. The amd64_edac module
	  allows the operator/user to inject Uncorrectable and Correctable
	  errors into DRAM.

	  When enabled, in each of the respective memory controller directories
	  (/sys/devices/system/edac/mc/mcX), there are 3 input files:

	  - inject_section (0..3, 16-byte section of 64-byte cacheline),
	  - inject_word (0..8, 16-bit word of 16-byte section),
	  - inject_ecc_vector (hex ecc vector: select bits of inject word)

	  In addition, there are two control files, inject_read and inject_write,
	  which trigger the DRAM ECC Read and Write respectively.
A
Alan Cox 已提交
102 103 104

config EDAC_AMD76X
	tristate "AMD 76x (760, 762, 768)"
B
Borislav Petkov 已提交
105
	depends on PCI && X86_32
A
Alan Cox 已提交
106 107 108 109 110 111
	help
	  Support for error detection and correction on the AMD 76x
	  series of chipsets used with the Athlon processor.

config EDAC_E7XXX
	tristate "Intel e7xxx (e7205, e7500, e7501, e7505)"
B
Borislav Petkov 已提交
112
	depends on PCI && X86_32
A
Alan Cox 已提交
113 114 115 116 117
	help
	  Support for error detection and correction on the Intel
	  E7205, E7500, E7501 and E7505 server chipsets.

config EDAC_E752X
118
	tristate "Intel e752x (e7520, e7525, e7320) and 3100"
B
Borislav Petkov 已提交
119
	depends on PCI && X86
A
Alan Cox 已提交
120 121 122 123
	help
	  Support for error detection and correction on the Intel
	  E7520, E7525, E7320 server chipsets.

124 125
config EDAC_I82443BXGX
	tristate "Intel 82443BX/GX (440BX/GX)"
B
Borislav Petkov 已提交
126
	depends on PCI && X86_32
127
	depends on BROKEN
128 129 130 131
	help
	  Support for error detection and correction on the Intel
	  82443BX/GX memory controllers (440BX/GX chipsets).

A
Alan Cox 已提交
132 133
config EDAC_I82875P
	tristate "Intel 82875p (D82875P, E7210)"
B
Borislav Petkov 已提交
134
	depends on PCI && X86_32
A
Alan Cox 已提交
135 136 137 138
	help
	  Support for error detection and correction on the Intel
	  DP82785P and E7210 server chipsets.

139 140
config EDAC_I82975X
	tristate "Intel 82975x (D82975x)"
B
Borislav Petkov 已提交
141
	depends on PCI && X86
142 143 144 145
	help
	  Support for error detection and correction on the Intel
	  DP82975x server chipsets.

146 147
config EDAC_I3000
	tristate "Intel 3000/3010"
B
Borislav Petkov 已提交
148
	depends on PCI && X86
149 150 151 152
	help
	  Support for error detection and correction on the Intel
	  3000 and 3010 server chipsets.

153 154
config EDAC_I3200
	tristate "Intel 3200"
B
Borislav Petkov 已提交
155
	depends on PCI && X86
156 157 158 159
	help
	  Support for error detection and correction on the Intel
	  3200 and 3210 server chipsets.

J
Jason Baron 已提交
160 161
config EDAC_IE31200
	tristate "Intel e312xx"
B
Borislav Petkov 已提交
162
	depends on PCI && X86
J
Jason Baron 已提交
163 164 165 166
	help
	  Support for error detection and correction on the Intel
	  E3-1200 based DRAM controllers.

H
Hitoshi Mitake 已提交
167 168
config EDAC_X38
	tristate "Intel X38"
B
Borislav Petkov 已提交
169
	depends on PCI && X86
H
Hitoshi Mitake 已提交
170 171 172 173
	help
	  Support for error detection and correction on the Intel
	  X38 server chipsets.

174 175
config EDAC_I5400
	tristate "Intel 5400 (Seaburg) chipsets"
B
Borislav Petkov 已提交
176
	depends on PCI && X86
177 178 179 180
	help
	  Support for error detection and correction the Intel
	  i5400 MCH chipset (Seaburg).

181 182
config EDAC_I7CORE
	tristate "Intel i7 Core (Nehalem) processors"
B
Borislav Petkov 已提交
183
	depends on PCI && X86 && X86_MCE_INTEL
184 185
	help
	  Support for error detection and correction the Intel
186 187 188
	  i7 Core (Nehalem) Integrated Memory Controller that exists on
	  newer processors like i7 Core, i7 Core Extreme, Xeon 35xx
	  and Xeon 55xx processors.
189

A
Alan Cox 已提交
190 191
config EDAC_I82860
	tristate "Intel 82860"
B
Borislav Petkov 已提交
192
	depends on PCI && X86_32
A
Alan Cox 已提交
193 194 195 196 197 198
	help
	  Support for error detection and correction on the Intel
	  82860 chipset.

config EDAC_R82600
	tristate "Radisys 82600 embedded chipset"
B
Borislav Petkov 已提交
199
	depends on PCI && X86_32
A
Alan Cox 已提交
200 201 202 203
	help
	  Support for error detection and correction on the Radisys
	  82600 embedded chipset.

204 205
config EDAC_I5000
	tristate "Intel Greencreek/Blackford chipset"
B
Borislav Petkov 已提交
206
	depends on X86 && PCI
207 208 209 210
	help
	  Support for error detection and correction the Intel
	  Greekcreek/Blackford chipsets.

211 212
config EDAC_I5100
	tristate "Intel San Clemente MCH"
B
Borislav Petkov 已提交
213
	depends on X86 && PCI
214 215 216 217
	help
	  Support for error detection and correction the Intel
	  San Clemente MCH.

218 219
config EDAC_I7300
	tristate "Intel Clarksboro MCH"
B
Borislav Petkov 已提交
220
	depends on X86 && PCI
221 222 223 224
	help
	  Support for error detection and correction the Intel
	  Clarksboro MCH (Intel 7300 chipset).

225
config EDAC_SBRIDGE
226
	tristate "Intel Sandy-Bridge/Ivy-Bridge/Haswell Integrated MC"
B
Borislav Petkov 已提交
227
	depends on PCI && X86_64 && X86_MCE_INTEL && PCI_MMCONFIG
228 229
	help
	  Support for error detection and correction the Intel
230
	  Sandy Bridge, Ivy Bridge and Haswell Integrated Memory Controllers.
231

232 233
config EDAC_SKX
	tristate "Intel Skylake server Integrated MC"
B
Borislav Petkov 已提交
234
	depends on PCI && X86_64 && X86_MCE_INTEL && PCI_MMCONFIG
235
	select DMI
236 237
	help
	  Support for error detection and correction the Intel
238 239 240
	  Skylake server Integrated Memory Controllers. If your
	  system has non-volatile DIMMs you should also manually
	  select CONFIG_ACPI_NFIT.
241

242 243
config EDAC_PND2
	tristate "Intel Pondicherry2"
B
Borislav Petkov 已提交
244
	depends on PCI && X86_64 && X86_MCE_INTEL
245 246 247 248 249 250
	help
	  Support for error detection and correction on the Intel
	  Pondicherry2 Integrated Memory Controller. This SoC IP is
	  first used on the Apollo Lake platform and Denverton
	  micro-server but may appear on others in the future.

251
config EDAC_MPC85XX
252
	tristate "Freescale MPC83xx / MPC85xx"
B
Borislav Petkov 已提交
253
	depends on FSL_SOC
254 255
	help
	  Support for error detection and correction on the Freescale
Y
York Sun 已提交
256
	  MPC8349, MPC8560, MPC8540, MPC8548, T4240
257

258 259
config EDAC_LAYERSCAPE
	tristate "Freescale Layerscape DDR"
260
	depends on ARCH_LAYERSCAPE || SOC_LS1021A
261 262 263 264
	help
	  Support for error detection and correction on Freescale memory
	  controllers on Layerscape SoCs.

265 266
config EDAC_MV64X60
	tristate "Marvell MV64x60"
B
Borislav Petkov 已提交
267
	depends on MV64X60
268 269 270 271
	help
	  Support for error detection and correction on the Marvell
	  MV64360 and MV64460 chipsets.

272 273
config EDAC_PASEMI
	tristate "PA Semi PWRficient"
B
Borislav Petkov 已提交
274
	depends on PPC_PASEMI && PCI
275 276 277 278
	help
	  Support for error detection and correction on PA Semi
	  PWRficient.

279 280
config EDAC_CELL
	tristate "Cell Broadband Engine memory controller"
B
Borislav Petkov 已提交
281
	depends on PPC_CELL_COMMON
282 283 284 285
	help
	  Support for error detection and correction on the
	  Cell Broadband Engine internal memory controller
	  on platform without a hypervisor
286

G
Grant Erickson 已提交
287 288
config EDAC_PPC4XX
	tristate "PPC4xx IBM DDR2 Memory Controller"
B
Borislav Petkov 已提交
289
	depends on 4xx
G
Grant Erickson 已提交
290 291 292 293 294 295
	help
	  This enables support for EDAC on the ECC memory used
	  with the IBM DDR2 memory controller found in various
	  PowerPC 4xx embedded processors such as the 405EX[r],
	  440SP, 440SPe, 460EX, 460GT and 460SX.

296 297
config EDAC_AMD8131
	tristate "AMD8131 HyperTransport PCI-X Tunnel"
B
Borislav Petkov 已提交
298
	depends on PCI && PPC_MAPLE
299 300 301
	help
	  Support for error detection and correction on the
	  AMD8131 HyperTransport PCI-X Tunnel chip.
302 303
	  Note, add more Kconfig dependency if it's adopted
	  on some machine other than Maple.
304

305 306
config EDAC_AMD8111
	tristate "AMD8111 HyperTransport I/O Hub"
B
Borislav Petkov 已提交
307
	depends on PCI && PPC_MAPLE
308 309 310
	help
	  Support for error detection and correction on the
	  AMD8111 HyperTransport I/O Hub chip.
311 312
	  Note, add more Kconfig dependency if it's adopted
	  on some machine other than Maple.
313

314 315
config EDAC_CPC925
	tristate "IBM CPC925 Memory Controller (PPC970FX)"
B
Borislav Petkov 已提交
316
	depends on PPC64
317 318 319 320 321 322
	help
	  Support for error detection and correction on the
	  IBM CPC925 Bridge and Memory Controller, which is
	  a companion chip to the PowerPC 970 family of
	  processors.

323 324
config EDAC_HIGHBANK_MC
	tristate "Highbank Memory Controller"
B
Borislav Petkov 已提交
325
	depends on ARCH_HIGHBANK
326 327 328 329
	help
	  Support for error detection and correction on the
	  Calxeda Highbank memory controller.

330 331
config EDAC_HIGHBANK_L2
	tristate "Highbank L2 Cache"
B
Borislav Petkov 已提交
332
	depends on ARCH_HIGHBANK
333 334 335 336
	help
	  Support for error detection and correction on the
	  Calxeda Highbank memory controller.

R
Ralf Baechle 已提交
337 338
config EDAC_OCTEON_PC
	tristate "Cavium Octeon Primary Caches"
B
Borislav Petkov 已提交
339
	depends on CPU_CAVIUM_OCTEON
R
Ralf Baechle 已提交
340 341 342 343 344 345
	help
	  Support for error detection and correction on the primary caches of
	  the cnMIPS cores of Cavium Octeon family SOCs.

config EDAC_OCTEON_L2C
	tristate "Cavium Octeon Secondary Caches (L2C)"
B
Borislav Petkov 已提交
346
	depends on CAVIUM_OCTEON_SOC
R
Ralf Baechle 已提交
347 348 349 350 351 352
	help
	  Support for error detection and correction on the
	  Cavium Octeon family of SOCs.

config EDAC_OCTEON_LMC
	tristate "Cavium Octeon DRAM Memory Controller (LMC)"
B
Borislav Petkov 已提交
353
	depends on CAVIUM_OCTEON_SOC
R
Ralf Baechle 已提交
354 355 356 357 358 359
	help
	  Support for error detection and correction on the
	  Cavium Octeon family of SOCs.

config EDAC_OCTEON_PCI
	tristate "Cavium Octeon PCI Controller"
B
Borislav Petkov 已提交
360
	depends on PCI && CAVIUM_OCTEON_SOC
R
Ralf Baechle 已提交
361 362 363 364
	help
	  Support for error detection and correction on the
	  Cavium Octeon family of SOCs.

365 366 367 368 369 370 371 372 373 374
config EDAC_THUNDERX
	tristate "Cavium ThunderX EDAC"
	depends on ARM64
	depends on PCI
	help
	  Support for error detection and correction on the
	  Cavium ThunderX memory controllers (LMC), Cache
	  Coherent Processor Interconnect (CCPI) and L2 cache
	  blocks (TAD, CBC, MCI).

375 376
config EDAC_ALTERA
	bool "Altera SOCFPGA ECC"
377
	depends on EDAC=y && (ARCH_SOCFPGA || ARCH_STRATIX10)
378 379
	help
	  Support for error detection and correction on the
380 381 382 383 384 385
	  Altera SOCs. This must be selected for SDRAM ECC.
	  Note that the preloader must initialize the SDRAM
	  before loading the kernel.

config EDAC_ALTERA_L2C
	bool "Altera L2 Cache ECC"
386
	depends on EDAC_ALTERA=y && CACHE_L2X0
387 388 389
	help
	  Support for error detection and correction on the
	  Altera L2 cache Memory for Altera SoCs. This option
390
	  requires L2 cache.
391 392 393 394 395 396 397

config EDAC_ALTERA_OCRAM
	bool "Altera On-Chip RAM ECC"
	depends on EDAC_ALTERA=y && SRAM && GENERIC_ALLOCATOR
	help
	  Support for error detection and correction on the
	  Altera On-Chip RAM Memory for Altera SoCs.
398

399 400 401 402 403 404 405
config EDAC_ALTERA_ETHERNET
	bool "Altera Ethernet FIFO ECC"
	depends on EDAC_ALTERA=y
	help
	  Support for error detection and correction on the
	  Altera Ethernet FIFO Memory for Altera SoCs.

406 407 408 409 410 411 412
config EDAC_ALTERA_NAND
	bool "Altera NAND FIFO ECC"
	depends on EDAC_ALTERA=y && MTD_NAND_DENALI
	help
	  Support for error detection and correction on the
	  Altera NAND FIFO Memory for Altera SoCs.

413 414 415 416 417 418 419
config EDAC_ALTERA_DMA
	bool "Altera DMA FIFO ECC"
	depends on EDAC_ALTERA=y && PL330_DMA=y
	help
	  Support for error detection and correction on the
	  Altera DMA FIFO Memory for Altera SoCs.

420 421 422 423 424 425 426
config EDAC_ALTERA_USB
	bool "Altera USB FIFO ECC"
	depends on EDAC_ALTERA=y && USB_DWC2
	help
	  Support for error detection and correction on the
	  Altera USB FIFO Memory for Altera SoCs.

427 428 429 430 431 432 433
config EDAC_ALTERA_QSPI
	bool "Altera QSPI FIFO ECC"
	depends on EDAC_ALTERA=y && SPI_CADENCE_QUADSPI
	help
	  Support for error detection and correction on the
	  Altera QSPI FIFO Memory for Altera SoCs.

434 435 436 437 438 439 440
config EDAC_ALTERA_SDMMC
	bool "Altera SDMMC FIFO ECC"
	depends on EDAC_ALTERA=y && MMC_DW
	help
	  Support for error detection and correction on the
	  Altera SDMMC FIFO Memory for Altera SoCs.

441 442
config EDAC_SYNOPSYS
	tristate "Synopsys DDR Memory Controller"
B
Borislav Petkov 已提交
443
	depends on ARCH_ZYNQ
444 445 446 447
	help
	  Support for error detection and correction on the Synopsys DDR
	  memory controller.

L
Loc Ho 已提交
448 449
config EDAC_XGENE
	tristate "APM X-Gene SoC"
B
Borislav Petkov 已提交
450
	depends on (ARM64 || COMPILE_TEST)
L
Loc Ho 已提交
451 452 453 454
	help
	  Support for error detection and correction on the
	  APM X-Gene family of SOCs.

455 456 457 458 459 460 461
config EDAC_TI
	tristate "Texas Instruments DDR3 ECC Controller"
	depends on ARCH_KEYSTONE || SOC_DRA7XX
	help
	  Support for error detection and correction on the
          TI SoCs.

462
endif # EDAC