Kconfig 10.5 KB
Newer Older
A
Alan Cox 已提交
1 2
#
#	EDAC Kconfig
3
#	Copyright (c) 2008 Doug Thompson www.softwarebitmaker.com
A
Alan Cox 已提交
4 5 6
#	Licensed and distributed under the GPL
#

7
menuconfig EDAC
8
	bool "EDAC (Error Detection And Correction) reporting"
9
	depends on HAS_IOMEM
R
Ralf Baechle 已提交
10
	depends on X86 || PPC || TILE || ARM || EDAC_SUPPORT
A
Alan Cox 已提交
11 12 13
	help
	  EDAC is designed to report errors in the core system.
	  These are low-level errors that are reported in the CPU or
14 15 16
	  supporting chipset or other subsystems:
	  memory errors, cache errors, PCI errors, thermal throttling, etc..
	  If unsure, select 'Y'.
A
Alan Cox 已提交
17

T
Tim Small 已提交
18 19 20 21 22 23 24 25 26 27 28 29
	  If this code is reporting problems on your system, please
	  see the EDAC project web pages for more information at:

	  <http://bluesmoke.sourceforge.net/>

	  and:

	  <http://buttersideup.com/edacwiki>

	  There is also a mailing list for the EDAC project, which can
	  be found via the sourceforge page.

R
Ralf Baechle 已提交
30 31 32
config EDAC_SUPPORT
	bool

33
if EDAC
A
Alan Cox 已提交
34 35 36

comment "Reporting subsystems"

37 38 39 40 41 42 43 44
config EDAC_LEGACY_SYSFS
	bool "EDAC legacy sysfs"
	default y
	help
	  Enable the compatibility sysfs nodes.
	  Use 'Y' if your edac utilities aren't ported to work with the newer
	  structures.

A
Alan Cox 已提交
45 46 47
config EDAC_DEBUG
	bool "Debugging"
	help
48 49 50 51
	  This turns on debugging information for the entire EDAC subsystem.
	  You do so by inserting edac_module with "edac_debug_level=x." Valid
	  levels are 0-4 (from low to high) and by default it is set to 2.
	  Usually you should select 'N' here.
A
Alan Cox 已提交
52

B
Borislav Petkov 已提交
53
config EDAC_DECODE_MCE
54
	tristate "Decode MCEs in human-readable form (only on AMD for now)"
55
	depends on CPU_SUP_AMD && X86_MCE_AMD
56 57 58
	default y
	---help---
	  Enable this option if you want to decode Machine Check Exceptions
L
Lucas De Marchi 已提交
59
	  occurring on your machine in human-readable form.
60 61 62 63 64

	  You should definitely say Y here in case you want to decode MCEs
	  which occur really early upon boot, before the module infrastructure
	  has been initialized.

B
Borislav Petkov 已提交
65 66 67 68 69 70 71 72 73 74
config EDAC_MCE_INJ
	tristate "Simple MCE injection interface over /sysfs"
	depends on EDAC_DECODE_MCE
	default n
	help
	  This is a simple interface to inject MCEs over /sysfs and test
	  the MCE decoding code in EDAC.

	  This is currently AMD-only.

A
Alan Cox 已提交
75 76 77 78 79 80 81 82 83 84
config EDAC_MM_EDAC
	tristate "Main Memory EDAC (Error Detection And Correction) reporting"
	help
	  Some systems are able to detect and correct errors in main
	  memory.  EDAC can report statistics on memory error
	  detection and correction (EDAC - or commonly referred to ECC
	  errors).  EDAC will also try to decode where these errors
	  occurred so that a particular failing memory module can be
	  replaced.  If unsure, select 'Y'.

85
config EDAC_AMD64
86 87
	tristate "AMD64 (Opteron, Athlon64) K8, F10h"
	depends on EDAC_MM_EDAC && AMD_NB && X86_64 && EDAC_DECODE_MCE
88
	help
89 90
	  Support for error detection and correction of DRAM ECC errors on
	  the AMD64 families of memory controllers (K8 and F10h)
91 92

config EDAC_AMD64_ERROR_INJECTION
B
Borislav Petkov 已提交
93
	bool "Sysfs HW Error injection facilities"
94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109
	depends on EDAC_AMD64
	help
	  Recent Opterons (Family 10h and later) provide for Memory Error
	  Injection into the ECC detection circuits. The amd64_edac module
	  allows the operator/user to inject Uncorrectable and Correctable
	  errors into DRAM.

	  When enabled, in each of the respective memory controller directories
	  (/sys/devices/system/edac/mc/mcX), there are 3 input files:

	  - inject_section (0..3, 16-byte section of 64-byte cacheline),
	  - inject_word (0..8, 16-bit word of 16-byte section),
	  - inject_ecc_vector (hex ecc vector: select bits of inject word)

	  In addition, there are two control files, inject_read and inject_write,
	  which trigger the DRAM ECC Read and Write respectively.
A
Alan Cox 已提交
110 111 112

config EDAC_AMD76X
	tristate "AMD 76x (760, 762, 768)"
D
Dave Jones 已提交
113
	depends on EDAC_MM_EDAC && PCI && X86_32
A
Alan Cox 已提交
114 115 116 117 118 119
	help
	  Support for error detection and correction on the AMD 76x
	  series of chipsets used with the Athlon processor.

config EDAC_E7XXX
	tristate "Intel e7xxx (e7205, e7500, e7501, e7505)"
120
	depends on EDAC_MM_EDAC && PCI && X86_32
A
Alan Cox 已提交
121 122 123 124 125
	help
	  Support for error detection and correction on the Intel
	  E7205, E7500, E7501 and E7505 server chipsets.

config EDAC_E752X
126
	tristate "Intel e752x (e7520, e7525, e7320) and 3100"
127
	depends on EDAC_MM_EDAC && PCI && X86 && HOTPLUG
A
Alan Cox 已提交
128 129 130 131
	help
	  Support for error detection and correction on the Intel
	  E7520, E7525, E7320 server chipsets.

132 133 134
config EDAC_I82443BXGX
	tristate "Intel 82443BX/GX (440BX/GX)"
	depends on EDAC_MM_EDAC && PCI && X86_32
135
	depends on BROKEN
136 137 138 139
	help
	  Support for error detection and correction on the Intel
	  82443BX/GX memory controllers (440BX/GX chipsets).

A
Alan Cox 已提交
140 141
config EDAC_I82875P
	tristate "Intel 82875p (D82875P, E7210)"
142
	depends on EDAC_MM_EDAC && PCI && X86_32
A
Alan Cox 已提交
143 144 145 146
	help
	  Support for error detection and correction on the Intel
	  DP82785P and E7210 server chipsets.

147 148 149 150 151 152 153
config EDAC_I82975X
	tristate "Intel 82975x (D82975x)"
	depends on EDAC_MM_EDAC && PCI && X86
	help
	  Support for error detection and correction on the Intel
	  DP82975x server chipsets.

154 155
config EDAC_I3000
	tristate "Intel 3000/3010"
156
	depends on EDAC_MM_EDAC && PCI && X86
157 158 159 160
	help
	  Support for error detection and correction on the Intel
	  3000 and 3010 server chipsets.

161 162 163 164 165 166 167
config EDAC_I3200
	tristate "Intel 3200"
	depends on EDAC_MM_EDAC && PCI && X86 && EXPERIMENTAL
	help
	  Support for error detection and correction on the Intel
	  3200 and 3210 server chipsets.

H
Hitoshi Mitake 已提交
168 169 170 171 172 173 174
config EDAC_X38
	tristate "Intel X38"
	depends on EDAC_MM_EDAC && PCI && X86
	help
	  Support for error detection and correction on the Intel
	  X38 server chipsets.

175 176 177 178 179 180 181
config EDAC_I5400
	tristate "Intel 5400 (Seaburg) chipsets"
	depends on EDAC_MM_EDAC && PCI && X86
	help
	  Support for error detection and correction the Intel
	  i5400 MCH chipset (Seaburg).

182 183
config EDAC_I7CORE
	tristate "Intel i7 Core (Nehalem) processors"
184
	depends on EDAC_MM_EDAC && PCI && X86 && X86_MCE_INTEL
185 186
	help
	  Support for error detection and correction the Intel
187 188 189
	  i7 Core (Nehalem) Integrated Memory Controller that exists on
	  newer processors like i7 Core, i7 Core Extreme, Xeon 35xx
	  and Xeon 55xx processors.
190

A
Alan Cox 已提交
191 192
config EDAC_I82860
	tristate "Intel 82860"
193
	depends on EDAC_MM_EDAC && PCI && X86_32
A
Alan Cox 已提交
194 195 196 197 198 199
	help
	  Support for error detection and correction on the Intel
	  82860 chipset.

config EDAC_R82600
	tristate "Radisys 82600 embedded chipset"
200
	depends on EDAC_MM_EDAC && PCI && X86_32
A
Alan Cox 已提交
201 202 203 204
	help
	  Support for error detection and correction on the Radisys
	  82600 embedded chipset.

205 206 207 208 209 210 211
config EDAC_I5000
	tristate "Intel Greencreek/Blackford chipset"
	depends on EDAC_MM_EDAC && X86 && PCI
	help
	  Support for error detection and correction the Intel
	  Greekcreek/Blackford chipsets.

212 213 214 215 216 217 218
config EDAC_I5100
	tristate "Intel San Clemente MCH"
	depends on EDAC_MM_EDAC && X86 && PCI
	help
	  Support for error detection and correction the Intel
	  San Clemente MCH.

219 220 221 222 223 224 225
config EDAC_I7300
	tristate "Intel Clarksboro MCH"
	depends on EDAC_MM_EDAC && X86 && PCI
	help
	  Support for error detection and correction the Intel
	  Clarksboro MCH (Intel 7300 chipset).

226 227
config EDAC_SBRIDGE
	tristate "Intel Sandy-Bridge Integrated MC"
228 229
	depends on EDAC_MM_EDAC && PCI && X86_64 && X86_MCE_INTEL
	depends on PCI_MMCONFIG && EXPERIMENTAL
230 231 232 233
	help
	  Support for error detection and correction the Intel
	  Sandy Bridge Integrated Memory Controller.

234
config EDAC_MPC85XX
235
	tristate "Freescale MPC83xx / MPC85xx"
236
	depends on EDAC_MM_EDAC && FSL_SOC && (PPC_83xx || PPC_85xx)
237 238
	help
	  Support for error detection and correction on the Freescale
239
	  MPC8349, MPC8560, MPC8540, MPC8548
240

241 242 243 244 245 246 247
config EDAC_MV64X60
	tristate "Marvell MV64x60"
	depends on EDAC_MM_EDAC && MV64X60
	help
	  Support for error detection and correction on the Marvell
	  MV64360 and MV64460 chipsets.

248 249 250
config EDAC_PASEMI
	tristate "PA Semi PWRficient"
	depends on EDAC_MM_EDAC && PCI
251
	depends on PPC_PASEMI
252 253 254 255
	help
	  Support for error detection and correction on PA Semi
	  PWRficient.

256 257
config EDAC_CELL
	tristate "Cell Broadband Engine memory controller"
258
	depends on EDAC_MM_EDAC && PPC_CELL_COMMON
259 260 261 262
	help
	  Support for error detection and correction on the
	  Cell Broadband Engine internal memory controller
	  on platform without a hypervisor
263

G
Grant Erickson 已提交
264 265 266 267 268 269 270 271 272
config EDAC_PPC4XX
	tristate "PPC4xx IBM DDR2 Memory Controller"
	depends on EDAC_MM_EDAC && 4xx
	help
	  This enables support for EDAC on the ECC memory used
	  with the IBM DDR2 memory controller found in various
	  PowerPC 4xx embedded processors such as the 405EX[r],
	  440SP, 440SPe, 460EX, 460GT and 460SX.

273 274
config EDAC_AMD8131
	tristate "AMD8131 HyperTransport PCI-X Tunnel"
275
	depends on EDAC_MM_EDAC && PCI && PPC_MAPLE
276 277 278
	help
	  Support for error detection and correction on the
	  AMD8131 HyperTransport PCI-X Tunnel chip.
279 280
	  Note, add more Kconfig dependency if it's adopted
	  on some machine other than Maple.
281

282 283
config EDAC_AMD8111
	tristate "AMD8111 HyperTransport I/O Hub"
284
	depends on EDAC_MM_EDAC && PCI && PPC_MAPLE
285 286 287
	help
	  Support for error detection and correction on the
	  AMD8111 HyperTransport I/O Hub chip.
288 289
	  Note, add more Kconfig dependency if it's adopted
	  on some machine other than Maple.
290

291 292 293 294 295 296 297 298 299
config EDAC_CPC925
	tristate "IBM CPC925 Memory Controller (PPC970FX)"
	depends on EDAC_MM_EDAC && PPC64
	help
	  Support for error detection and correction on the
	  IBM CPC925 Bridge and Memory Controller, which is
	  a companion chip to the PowerPC 970 family of
	  processors.

300 301 302 303 304 305 306 307
config EDAC_TILE
	tristate "Tilera Memory Controller"
	depends on EDAC_MM_EDAC && TILE
	default y
	help
	  Support for error detection and correction on the
	  Tilera memory controller.

308 309 310 311 312 313 314
config EDAC_HIGHBANK_MC
	tristate "Highbank Memory Controller"
	depends on EDAC_MM_EDAC && ARCH_HIGHBANK
	help
	  Support for error detection and correction on the
	  Calxeda Highbank memory controller.

315 316 317 318 319 320 321
config EDAC_HIGHBANK_L2
	tristate "Highbank L2 Cache"
	depends on EDAC_MM_EDAC && ARCH_HIGHBANK
	help
	  Support for error detection and correction on the
	  Calxeda Highbank memory controller.

R
Ralf Baechle 已提交
322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349
config EDAC_OCTEON_PC
	tristate "Cavium Octeon Primary Caches"
	depends on EDAC_MM_EDAC && CPU_CAVIUM_OCTEON
	help
	  Support for error detection and correction on the primary caches of
	  the cnMIPS cores of Cavium Octeon family SOCs.

config EDAC_OCTEON_L2C
	tristate "Cavium Octeon Secondary Caches (L2C)"
	depends on EDAC_MM_EDAC && CPU_CAVIUM_OCTEON
	help
	  Support for error detection and correction on the
	  Cavium Octeon family of SOCs.

config EDAC_OCTEON_LMC
	tristate "Cavium Octeon DRAM Memory Controller (LMC)"
	depends on EDAC_MM_EDAC && CPU_CAVIUM_OCTEON
	help
	  Support for error detection and correction on the
	  Cavium Octeon family of SOCs.

config EDAC_OCTEON_PCI
	tristate "Cavium Octeon PCI Controller"
	depends on EDAC_MM_EDAC && PCI && CPU_CAVIUM_OCTEON
	help
	  Support for error detection and correction on the
	  Cavium Octeon family of SOCs.

350
endif # EDAC