clock.c 15.7 KB
Newer Older
1
/*
2
 * Clock and PLL control for DaVinci devices
3
 *
4 5
 * Copyright (C) 2006-2007 Texas Instruments.
 * Copyright (C) 2008-2009 Deep Root Systems, LLC
6 7 8 9 10 11 12 13 14 15 16
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/errno.h>
17
#include <linux/clk.h>
18 19
#include <linux/err.h>
#include <linux/mutex.h>
20
#include <linux/io.h>
21
#include <linux/delay.h>
22

23
#include <mach/hardware.h>
24

25
#include <mach/clock.h>
26
#include "psc.h"
27
#include <mach/cputype.h>
28 29 30 31 32 33
#include "clock.h"

static LIST_HEAD(clocks);
static DEFINE_MUTEX(clocks_mutex);
static DEFINE_SPINLOCK(clockfw_lock);

34
static void __clk_enable(struct clk *clk)
35
{
36 37
	if (clk->parent)
		__clk_enable(clk->parent);
38 39 40 41 42 43 44
	if (clk->usecount++ == 0) {
		if (clk->flags & CLK_PSC)
			davinci_psc_config(clk->domain, clk->gpsc, clk->lpsc,
					   true, clk->flags);
		else if (clk->clk_enable)
			clk->clk_enable(clk);
	}
45 46 47 48
}

static void __clk_disable(struct clk *clk)
{
49
	if (WARN_ON(clk->usecount == 0))
50
		return;
51 52 53 54 55 56 57
	if (--clk->usecount == 0) {
		if (!(clk->flags & CLK_PLL) && (clk->flags & CLK_PSC))
			davinci_psc_config(clk->domain, clk->gpsc, clk->lpsc,
					   false, clk->flags);
		else if (clk->clk_disable)
			clk->clk_disable(clk);
	}
58 59
	if (clk->parent)
		__clk_disable(clk->parent);
60 61
}

62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95
int davinci_clk_reset(struct clk *clk, bool reset)
{
	unsigned long flags;

	if (clk == NULL || IS_ERR(clk))
		return -EINVAL;

	spin_lock_irqsave(&clockfw_lock, flags);
	if (clk->flags & CLK_PSC)
		davinci_psc_reset(clk->gpsc, clk->lpsc, reset);
	spin_unlock_irqrestore(&clockfw_lock, flags);

	return 0;
}
EXPORT_SYMBOL(davinci_clk_reset);

int davinci_clk_reset_assert(struct clk *clk)
{
	if (clk == NULL || IS_ERR(clk) || !clk->reset)
		return -EINVAL;

	return clk->reset(clk, true);
}
EXPORT_SYMBOL(davinci_clk_reset_assert);

int davinci_clk_reset_deassert(struct clk *clk)
{
	if (clk == NULL || IS_ERR(clk) || !clk->reset)
		return -EINVAL;

	return clk->reset(clk, false);
}
EXPORT_SYMBOL(davinci_clk_reset_deassert);

96 97 98 99
int clk_enable(struct clk *clk)
{
	unsigned long flags;

100 101 102
	if (!clk)
		return 0;
	else if (IS_ERR(clk))
103 104
		return -EINVAL;

105 106 107
	spin_lock_irqsave(&clockfw_lock, flags);
	__clk_enable(clk);
	spin_unlock_irqrestore(&clockfw_lock, flags);
108

109
	return 0;
110 111 112 113 114 115 116 117 118 119
}
EXPORT_SYMBOL(clk_enable);

void clk_disable(struct clk *clk)
{
	unsigned long flags;

	if (clk == NULL || IS_ERR(clk))
		return;

120 121 122
	spin_lock_irqsave(&clockfw_lock, flags);
	__clk_disable(clk);
	spin_unlock_irqrestore(&clockfw_lock, flags);
123 124 125 126 127 128
}
EXPORT_SYMBOL(clk_disable);

unsigned long clk_get_rate(struct clk *clk)
{
	if (clk == NULL || IS_ERR(clk))
129
		return 0;
130

131
	return clk->rate;
132 133 134 135 136 137
}
EXPORT_SYMBOL(clk_get_rate);

long clk_round_rate(struct clk *clk, unsigned long rate)
{
	if (clk == NULL || IS_ERR(clk))
138
		return 0;
139

140 141 142
	if (clk->round_rate)
		return clk->round_rate(clk, rate);

143
	return clk->rate;
144 145 146
}
EXPORT_SYMBOL(clk_round_rate);

147 148 149 150 151 152 153 154 155 156 157 158
/* Propagate rate to children */
static void propagate_rate(struct clk *root)
{
	struct clk *clk;

	list_for_each_entry(clk, &root->children, childnode) {
		if (clk->recalc)
			clk->rate = clk->recalc(clk);
		propagate_rate(clk);
	}
}

159 160
int clk_set_rate(struct clk *clk, unsigned long rate)
{
161 162 163
	unsigned long flags;
	int ret = -EINVAL;

164 165 166 167
	if (!clk)
		return 0;
	else if (IS_ERR(clk))
		return -EINVAL;
168 169 170

	if (clk->set_rate)
		ret = clk->set_rate(clk, rate);
171 172

	spin_lock_irqsave(&clockfw_lock, flags);
173 174 175 176 177 178
	if (ret == 0) {
		if (clk->recalc)
			clk->rate = clk->recalc(clk);
		propagate_rate(clk);
	}
	spin_unlock_irqrestore(&clockfw_lock, flags);
179

180
	return ret;
181 182 183
}
EXPORT_SYMBOL(clk_set_rate);

184 185 186 187
int clk_set_parent(struct clk *clk, struct clk *parent)
{
	unsigned long flags;

188 189 190
	if (!clk)
		return 0;
	else if (IS_ERR(clk))
191 192 193 194 195 196 197
		return -EINVAL;

	/* Cannot change parent on enabled clock */
	if (WARN_ON(clk->usecount))
		return -EINVAL;

	mutex_lock(&clocks_mutex);
198 199 200 201 202 203 204 205
	if (clk->set_parent) {
		int ret = clk->set_parent(clk, parent);

		if (ret) {
			mutex_unlock(&clocks_mutex);
			return ret;
		}
	}
206 207 208 209 210 211 212 213 214 215 216 217 218 219 220
	clk->parent = parent;
	list_del_init(&clk->childnode);
	list_add(&clk->childnode, &clk->parent->children);
	mutex_unlock(&clocks_mutex);

	spin_lock_irqsave(&clockfw_lock, flags);
	if (clk->recalc)
		clk->rate = clk->recalc(clk);
	propagate_rate(clk);
	spin_unlock_irqrestore(&clockfw_lock, flags);

	return 0;
}
EXPORT_SYMBOL(clk_set_parent);

221 222 223 224 225
int clk_register(struct clk *clk)
{
	if (clk == NULL || IS_ERR(clk))
		return -EINVAL;

226 227 228 229 230
	if (WARN(clk->parent && !clk->parent->rate,
			"CLK: %s parent %s has no rate!\n",
			clk->name, clk->parent->name))
		return -EINVAL;

231 232
	INIT_LIST_HEAD(&clk->children);

233
	mutex_lock(&clocks_mutex);
234
	list_add_tail(&clk->node, &clocks);
235 236 237 238 239 240 241 242 243
	if (clk->parent) {
		if (clk->set_parent) {
			int ret = clk->set_parent(clk, clk->parent);

			if (ret) {
				mutex_unlock(&clocks_mutex);
				return ret;
			}
		}
244
		list_add_tail(&clk->childnode, &clk->parent->children);
245
	}
246 247
	mutex_unlock(&clocks_mutex);

248 249 250 251
	/* If rate is already set, use it */
	if (clk->rate)
		return 0;

252 253 254 255
	/* Else, see if there is a way to calculate it */
	if (clk->recalc)
		clk->rate = clk->recalc(clk);

256
	/* Otherwise, default to parent rate */
257
	else if (clk->parent)
258 259
		clk->rate = clk->parent->rate;

260 261 262 263 264 265 266 267 268 269 270
	return 0;
}
EXPORT_SYMBOL(clk_register);

void clk_unregister(struct clk *clk)
{
	if (clk == NULL || IS_ERR(clk))
		return;

	mutex_lock(&clocks_mutex);
	list_del(&clk->node);
271
	list_del(&clk->childnode);
272 273 274 275
	mutex_unlock(&clocks_mutex);
}
EXPORT_SYMBOL(clk_unregister);

276 277 278 279
#ifdef CONFIG_DAVINCI_RESET_CLOCKS
/*
 * Disable any unused clocks left on by the bootloader
 */
280
int __init davinci_clk_disable_unused(void)
281 282 283 284 285 286 287 288 289 290 291
{
	struct clk *ck;

	spin_lock_irq(&clockfw_lock);
	list_for_each_entry(ck, &clocks, node) {
		if (ck->usecount > 0)
			continue;
		if (!(ck->flags & CLK_PSC))
			continue;

		/* ignore if in Disabled or SwRstDisable states */
292
		if (!davinci_psc_is_clk_active(ck->gpsc, ck->lpsc))
293 294
			continue;

295
		pr_debug("Clocks: disable unused %s\n", ck->name);
296

297
		davinci_psc_config(ck->domain, ck->gpsc, ck->lpsc,
298
				false, ck->flags);
299
	}
300 301 302 303 304
	spin_unlock_irq(&clockfw_lock);

	return 0;
}
#endif
305

306
static unsigned long clk_sysclk_recalc(struct clk *clk)
307
{
308 309
	u32 v, plldiv;
	struct pll_data *pll;
310
	unsigned long rate = clk->rate;
311 312 313

	/* If this is the PLL base clock, no more calculations needed */
	if (clk->pll_data)
314
		return rate;
315 316

	if (WARN_ON(!clk->parent))
317
		return rate;
318

319
	rate = clk->parent->rate;
320 321 322

	/* Otherwise, the parent must be a PLL */
	if (WARN_ON(!clk->parent->pll_data))
323
		return rate;
324 325 326 327 328

	pll = clk->parent->pll_data;

	/* If pre-PLL, source clock is before the multiplier and divider(s) */
	if (clk->flags & PRE_PLL)
329
		rate = pll->input_rate;
330 331

	if (!clk->div_reg)
332
		return rate;
333 334 335

	v = __raw_readl(pll->base + clk->div_reg);
	if (v & PLLDIV_EN) {
336
		plldiv = (v & pll->div_ratio_mask) + 1;
337
		if (plldiv)
338
			rate /= plldiv;
339
	}
340 341 342 343

	return rate;
}

344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392
int davinci_set_sysclk_rate(struct clk *clk, unsigned long rate)
{
	unsigned v;
	struct pll_data *pll;
	unsigned long input;
	unsigned ratio = 0;

	/* If this is the PLL base clock, wrong function to call */
	if (clk->pll_data)
		return -EINVAL;

	/* There must be a parent... */
	if (WARN_ON(!clk->parent))
		return -EINVAL;

	/* ... the parent must be a PLL... */
	if (WARN_ON(!clk->parent->pll_data))
		return -EINVAL;

	/* ... and this clock must have a divider. */
	if (WARN_ON(!clk->div_reg))
		return -EINVAL;

	pll = clk->parent->pll_data;

	input = clk->parent->rate;

	/* If pre-PLL, source clock is before the multiplier and divider(s) */
	if (clk->flags & PRE_PLL)
		input = pll->input_rate;

	if (input > rate) {
		/*
		 * Can afford to provide an output little higher than requested
		 * only if maximum rate supported by hardware on this sysclk
		 * is known.
		 */
		if (clk->maxrate) {
			ratio = DIV_ROUND_CLOSEST(input, rate);
			if (input / ratio > clk->maxrate)
				ratio = 0;
		}

		if (ratio == 0)
			ratio = DIV_ROUND_UP(input, rate);

		ratio--;
	}

393
	if (ratio > pll->div_ratio_mask)
394 395 396 397 398 399 400
		return -EINVAL;

	do {
		v = __raw_readl(pll->base + PLLSTAT);
	} while (v & PLLSTAT_GOSTAT);

	v = __raw_readl(pll->base + clk->div_reg);
401
	v &= ~pll->div_ratio_mask;
402 403 404 405 406 407 408 409 410 411 412 413 414 415 416
	v |= ratio | PLLDIV_EN;
	__raw_writel(v, pll->base + clk->div_reg);

	v = __raw_readl(pll->base + PLLCMD);
	v |= PLLCMD_GOSET;
	__raw_writel(v, pll->base + PLLCMD);

	do {
		v = __raw_readl(pll->base + PLLSTAT);
	} while (v & PLLSTAT_GOSTAT);

	return 0;
}
EXPORT_SYMBOL(davinci_set_sysclk_rate);

417 418 419 420 421 422
static unsigned long clk_leafclk_recalc(struct clk *clk)
{
	if (WARN_ON(!clk->parent))
		return clk->rate;

	return clk->parent->rate;
423 424
}

425 426 427 428 429 430
int davinci_simple_set_rate(struct clk *clk, unsigned long rate)
{
	clk->rate = rate;
	return 0;
}

431
static unsigned long clk_pllclk_recalc(struct clk *clk)
432 433 434 435
{
	u32 ctrl, mult = 1, prediv = 1, postdiv = 1;
	u8 bypass;
	struct pll_data *pll = clk->pll_data;
436
	unsigned long rate = clk->rate;
437 438

	ctrl = __raw_readl(pll->base + PLLCTL);
439
	rate = pll->input_rate = clk->parent->rate;
440 441 442 443

	if (ctrl & PLLCTL_PLLEN) {
		bypass = 0;
		mult = __raw_readl(pll->base + PLLM);
444 445 446 447
		if (cpu_is_davinci_dm365())
			mult = 2 * (mult & PLLM_PLLM_MASK);
		else
			mult = (mult & PLLM_PLLM_MASK) + 1;
448 449 450 451 452 453
	} else
		bypass = 1;

	if (pll->flags & PLL_HAS_PREDIV) {
		prediv = __raw_readl(pll->base + PREDIV);
		if (prediv & PLLDIV_EN)
454
			prediv = (prediv & pll->div_ratio_mask) + 1;
455 456 457 458 459 460 461 462 463 464 465
		else
			prediv = 1;
	}

	/* pre-divider is fixed, but (some?) chips won't report that */
	if (cpu_is_davinci_dm355() && pll->num == 1)
		prediv = 8;

	if (pll->flags & PLL_HAS_POSTDIV) {
		postdiv = __raw_readl(pll->base + POSTDIV);
		if (postdiv & PLLDIV_EN)
466
			postdiv = (postdiv & pll->div_ratio_mask) + 1;
467 468 469 470 471
		else
			postdiv = 1;
	}

	if (!bypass) {
472 473 474
		rate /= prediv;
		rate *= mult;
		rate /= postdiv;
475 476 477 478 479 480 481 482 483 484 485 486
	}

	pr_debug("PLL%d: input = %lu MHz [ ",
		 pll->num, clk->parent->rate / 1000000);
	if (bypass)
		pr_debug("bypass ");
	if (prediv > 1)
		pr_debug("/ %d ", prediv);
	if (mult > 1)
		pr_debug("* %d ", mult);
	if (postdiv > 1)
		pr_debug("/ %d ", postdiv);
487 488 489
	pr_debug("] --> %lu MHz output.\n", rate / 1000000);

	return rate;
490 491
}

492 493 494 495 496 497 498 499 500 501 502 503 504 505 506
/**
 * davinci_set_pllrate - set the output rate of a given PLL.
 *
 * Note: Currently tested to work with OMAP-L138 only.
 *
 * @pll: pll whose rate needs to be changed.
 * @prediv: The pre divider value. Passing 0 disables the pre-divider.
 * @pllm: The multiplier value. Passing 0 leads to multiply-by-one.
 * @postdiv: The post divider value. Passing 0 disables the post-divider.
 */
int davinci_set_pllrate(struct pll_data *pll, unsigned int prediv,
					unsigned int mult, unsigned int postdiv)
{
	u32 ctrl;
	unsigned int locktime;
507
	unsigned long flags;
508 509 510 511 512 513 514 515 516 517 518 519 520

	if (pll->base == NULL)
		return -EINVAL;

	/*
	 *  PLL lock time required per OMAP-L138 datasheet is
	 * (2000 * prediv)/sqrt(pllm) OSCIN cycles. We approximate sqrt(pllm)
	 * as 4 and OSCIN cycle as 25 MHz.
	 */
	if (prediv) {
		locktime = ((2000 * prediv) / 100);
		prediv = (prediv - 1) | PLLDIV_EN;
	} else {
521
		locktime = PLL_LOCK_TIME;
522 523 524 525 526 527
	}
	if (postdiv)
		postdiv = (postdiv - 1) | PLLDIV_EN;
	if (mult)
		mult = mult - 1;

528 529 530
	/* Protect against simultaneous calls to PLL setting seqeunce */
	spin_lock_irqsave(&clockfw_lock, flags);

531 532 533 534 535 536
	ctrl = __raw_readl(pll->base + PLLCTL);

	/* Switch the PLL to bypass mode */
	ctrl &= ~(PLLCTL_PLLENSRC | PLLCTL_PLLEN);
	__raw_writel(ctrl, pll->base + PLLCTL);

537
	udelay(PLL_BYPASS_TIME);
538 539 540 541 542 543 544 545 546 547 548 549 550

	/* Reset and enable PLL */
	ctrl &= ~(PLLCTL_PLLRST | PLLCTL_PLLDIS);
	__raw_writel(ctrl, pll->base + PLLCTL);

	if (pll->flags & PLL_HAS_PREDIV)
		__raw_writel(prediv, pll->base + PREDIV);

	__raw_writel(mult, pll->base + PLLM);

	if (pll->flags & PLL_HAS_POSTDIV)
		__raw_writel(postdiv, pll->base + POSTDIV);

551
	udelay(PLL_RESET_TIME);
552 553 554 555 556 557 558 559 560 561 562

	/* Bring PLL out of reset */
	ctrl |= PLLCTL_PLLRST;
	__raw_writel(ctrl, pll->base + PLLCTL);

	udelay(locktime);

	/* Remove PLL from bypass mode */
	ctrl |= PLLCTL_PLLEN;
	__raw_writel(ctrl, pll->base + PLLCTL);

563 564
	spin_unlock_irqrestore(&clockfw_lock, flags);

565 566 567 568
	return 0;
}
EXPORT_SYMBOL(davinci_set_pllrate);

569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589
/**
 * davinci_set_refclk_rate() - Set the reference clock rate
 * @rate:	The new rate.
 *
 * Sets the reference clock rate to a given value. This will most likely
 * result in the entire clock tree getting updated.
 *
 * This is used to support boards which use a reference clock different
 * than that used by default in <soc>.c file. The reference clock rate
 * should be updated early in the boot process; ideally soon after the
 * clock tree has been initialized once with the default reference clock
 * rate (davinci_common_init()).
 *
 * Returns 0 on success, error otherwise.
 */
int davinci_set_refclk_rate(unsigned long rate)
{
	struct clk *refclk;

	refclk = clk_get(NULL, "ref");
	if (IS_ERR(refclk)) {
590
		pr_err("%s: failed to get reference clock\n", __func__);
591 592 593 594 595 596 597 598 599 600
		return PTR_ERR(refclk);
	}

	clk_set_rate(refclk, rate);

	clk_put(refclk);

	return 0;
}

601
int __init davinci_clk_init(struct clk_lookup *clocks)
602
{
603
	struct clk_lookup *c;
604
	struct clk *clk;
605
	size_t num_clocks = 0;
606

607 608
	for (c = clocks; c->clk; c++) {
		clk = c->clk;
609

610 611 612 613 614 615 616 617 618 619 620 621 622 623
		if (!clk->recalc) {

			/* Check if clock is a PLL */
			if (clk->pll_data)
				clk->recalc = clk_pllclk_recalc;

			/* Else, if it is a PLL-derived clock */
			else if (clk->flags & CLK_PLL)
				clk->recalc = clk_sysclk_recalc;

			/* Otherwise, it is a leaf clock (PSC clock) */
			else if (clk->parent)
				clk->recalc = clk_leafclk_recalc;
		}
624

C
Cyril Chemparathy 已提交
625 626 627 628 629 630 631 632 633 634 635
		if (clk->pll_data) {
			struct pll_data *pll = clk->pll_data;

			if (!pll->div_ratio_mask)
				pll->div_ratio_mask = PLLDIV_RATIO_MASK;

			if (pll->phys_base && !pll->base) {
				pll->base = ioremap(pll->phys_base, SZ_4K);
				WARN_ON(!pll->base);
			}
		}
636

637 638
		if (clk->recalc)
			clk->rate = clk->recalc(clk);
639 640 641 642

		if (clk->lpsc)
			clk->flags |= CLK_PSC;

643 644 645
		if (clk->flags & PSC_LRST)
			clk->reset = davinci_clk_reset;

646
		clk_register(clk);
647
		num_clocks++;
648 649 650 651

		/* Turn on clocks that Linux doesn't otherwise manage */
		if (clk->flags & ALWAYS_ENABLED)
			clk_enable(clk);
652 653
	}

654 655
	clkdev_add_table(clocks, num_clocks);

656 657 658
	return 0;
}

659
#ifdef CONFIG_DEBUG_FS
660

661 662
#include <linux/debugfs.h>
#include <linux/seq_file.h>
663

664 665 666 667 668 669
#define CLKNAME_MAX	10		/* longest clock name */
#define NEST_DELTA	2
#define NEST_MAX	4

static void
dump_clock(struct seq_file *s, unsigned nest, struct clk *parent)
670
{
671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694
	char		*state;
	char		buf[CLKNAME_MAX + NEST_DELTA * NEST_MAX];
	struct clk	*clk;
	unsigned	i;

	if (parent->flags & CLK_PLL)
		state = "pll";
	else if (parent->flags & CLK_PSC)
		state = "psc";
	else
		state = "";

	/* <nest spaces> name <pad to end> */
	memset(buf, ' ', sizeof(buf) - 1);
	buf[sizeof(buf) - 1] = 0;
	i = strlen(parent->name);
	memcpy(buf + nest, parent->name,
			min(i, (unsigned)(sizeof(buf) - 1 - nest)));

	seq_printf(s, "%s users=%2d %-3s %9ld Hz\n",
		   buf, parent->usecount, state, clk_get_rate(parent));
	/* REVISIT show device associations too */

	/* cost is now small, but not linear... */
695 696
	list_for_each_entry(clk, &parent->children, childnode) {
		dump_clock(s, nest + NEST_DELTA, clk);
697 698
	}
}
699

700 701
static int davinci_ck_show(struct seq_file *m, void *v)
{
702 703 704 705
	struct clk *clk;

	/*
	 * Show clock tree; We trust nonzero usecounts equate to PSC enables...
706 707
	 */
	mutex_lock(&clocks_mutex);
708 709 710
	list_for_each_entry(clk, &clocks, node)
		if (!clk->parent)
			dump_clock(m, 0, clk);
711
	mutex_unlock(&clocks_mutex);
712 713 714 715 716 717

	return 0;
}

static int davinci_ck_open(struct inode *inode, struct file *file)
{
718
	return single_open(file, davinci_ck_show, NULL);
719 720
}

721
static const struct file_operations davinci_ck_operations = {
722 723 724
	.open		= davinci_ck_open,
	.read		= seq_read,
	.llseek		= seq_lseek,
725
	.release	= single_release,
726 727
};

728
static int __init davinci_clk_debugfs_init(void)
729
{
730 731
	debugfs_create_file("davinci_clocks", S_IFREG | S_IRUGO, NULL, NULL,
						&davinci_ck_operations);
732 733 734
	return 0;

}
735 736
device_initcall(davinci_clk_debugfs_init);
#endif /* CONFIG_DEBUG_FS */