apic_32.c 43.2 KB
Newer Older
L
Linus Torvalds 已提交
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25
/*
 *	Local APIC handling, local APIC timers
 *
 *	(c) 1999, 2000 Ingo Molnar <mingo@redhat.com>
 *
 *	Fixes
 *	Maciej W. Rozycki	:	Bits for genuine 82489DX APICs;
 *					thanks to Eric Gilmore
 *					and Rolf G. Tews
 *					for testing these extensively.
 *	Maciej W. Rozycki	:	Various updates and fixes.
 *	Mikael Pettersson	:	Power Management for UP-APIC.
 *	Pavel Machek and
 *	Mikael Pettersson	:	PM converted to driver model.
 */

#include <linux/init.h>

#include <linux/mm.h>
#include <linux/delay.h>
#include <linux/bootmem.h>
#include <linux/interrupt.h>
#include <linux/mc146818rtc.h>
#include <linux/kernel_stat.h>
#include <linux/sysdev.h>
Z
Zwane Mwaikambo 已提交
26
#include <linux/cpu.h>
27
#include <linux/clockchips.h>
28
#include <linux/acpi_pmtmr.h>
29
#include <linux/module.h>
30
#include <linux/dmi.h>
L
Linus Torvalds 已提交
31 32 33 34 35 36 37 38

#include <asm/atomic.h>
#include <asm/smp.h>
#include <asm/mtrr.h>
#include <asm/mpspec.h>
#include <asm/desc.h>
#include <asm/arch_hooks.h>
#include <asm/hpet.h>
39
#include <asm/i8253.h>
40
#include <asm/nmi.h>
L
Linus Torvalds 已提交
41 42

#include <mach_apic.h>
43
#include <mach_apicdef.h>
44
#include <mach_ipi.h>
L
Linus Torvalds 已提交
45

46 47 48
/*
 * Sanity check
 */
49
#if ((SPURIOUS_APIC_VECTOR & 0x0F) != 0x0F)
50 51 52
# error SPURIOUS_APIC_VECTOR definition error
#endif

53 54
unsigned long mp_lapic_addr;

55 56
/*
 * Knob to control our willingness to enable the local APIC.
57
 *
Y
Yinghai Lu 已提交
58
 * +1=force-enable
59
 */
Y
Yinghai Lu 已提交
60 61
static int force_enable_local_apic;
int disable_apic;
62

63 64
/* Local APIC timer verification ok */
static int local_apic_timer_verify_ok;
65 66
/* Disable local APIC timer from the kernel commandline or via dmi quirk */
static int local_apic_timer_disabled;
67 68 69
/* Local APIC timer works in C2 */
int local_apic_timer_c2_ok;
EXPORT_SYMBOL_GPL(local_apic_timer_c2_ok);
70

71 72 73 74
int first_system_vector = 0xfe;

char system_vectors[NR_VECTORS] = { [0 ... NR_VECTORS-1] = SYS_VECTOR_FREE};

L
Linus Torvalds 已提交
75
/*
76
 * Debug level, exported for io_apic.c
L
Linus Torvalds 已提交
77 78 79
 */
int apic_verbosity;

80 81
int pic_mode;

A
Alexey Starikovskiy 已提交
82 83 84
/* Have we found an MP table */
int smp_found_config;

85 86 87 88 89
static struct resource lapic_resource = {
	.name = "Local APIC",
	.flags = IORESOURCE_MEM | IORESOURCE_BUSY,
};

90
static unsigned int calibration_result;
L
Linus Torvalds 已提交
91

92 93 94 95 96 97
static int lapic_next_event(unsigned long delta,
			    struct clock_event_device *evt);
static void lapic_timer_setup(enum clock_event_mode mode,
			      struct clock_event_device *evt);
static void lapic_timer_broadcast(cpumask_t mask);
static void apic_pm_activate(void);
98

99 100 101 102 103 104
/*
 * The local apic timer can be used for any function which is CPU local.
 */
static struct clock_event_device lapic_clockevent = {
	.name		= "lapic",
	.features	= CLOCK_EVT_FEAT_PERIODIC | CLOCK_EVT_FEAT_ONESHOT
105
			| CLOCK_EVT_FEAT_C3STOP | CLOCK_EVT_FEAT_DUMMY,
106 107 108 109 110 111 112 113
	.shift		= 32,
	.set_mode	= lapic_timer_setup,
	.set_next_event	= lapic_next_event,
	.broadcast	= lapic_timer_broadcast,
	.rating		= 100,
	.irq		= -1,
};
static DEFINE_PER_CPU(struct clock_event_device, lapic_events);
114 115 116 117

/* Local APIC was disabled by the BIOS and enabled by the kernel */
static int enabled_via_apicbase;

118 119
static unsigned long apic_phys;

120 121 122 123
/*
 * Get the LAPIC version
 */
static inline int lapic_get_version(void)
124
{
125
	return GET_APIC_VERSION(apic_read(APIC_LVR));
126 127
}

L
Linus Torvalds 已提交
128
/*
J
Joe Perches 已提交
129
 * Check, if the APIC is integrated or a separate chip
L
Linus Torvalds 已提交
130
 */
131
static inline int lapic_is_integrated(void)
L
Linus Torvalds 已提交
132
{
133
	return APIC_INTEGRATED(lapic_get_version());
L
Linus Torvalds 已提交
134 135
}

136 137 138 139
/*
 * Check, whether this is a modern or a first generation APIC
 */
static int modern_apic(void)
L
Linus Torvalds 已提交
140
{
141 142 143 144 145
	/* AMD systems use old APIC versions, so check the CPU */
	if (boot_cpu_data.x86_vendor == X86_VENDOR_AMD &&
	    boot_cpu_data.x86 >= 0xf)
		return 1;
	return lapic_get_version() >= 0x14;
L
Linus Torvalds 已提交
146 147
}

148 149 150 151 152 153
void apic_wait_icr_idle(void)
{
	while (apic_read(APIC_ICR) & APIC_ICR_BUSY)
		cpu_relax();
}

154
u32 safe_apic_wait_icr_idle(void)
155
{
156
	u32 send_status;
157 158 159 160 161 162 163 164 165 166 167 168 169
	int timeout;

	timeout = 0;
	do {
		send_status = apic_read(APIC_ICR) & APIC_ICR_BUSY;
		if (!send_status)
			break;
		udelay(100);
	} while (timeout++ < 1000);

	return send_status;
}

170 171 172
/**
 * enable_NMI_through_LVT0 - enable NMI through local vector table 0
 */
173
void __cpuinit enable_NMI_through_LVT0(void)
L
Linus Torvalds 已提交
174
{
175
	unsigned int v = APIC_DM_NMI;
L
Linus Torvalds 已提交
176

177 178
	/* Level triggered for 82489DX */
	if (!lapic_is_integrated())
L
Linus Torvalds 已提交
179
		v |= APIC_LVT_LEVEL_TRIGGER;
180
	apic_write(APIC_LVT0, v);
L
Linus Torvalds 已提交
181 182
}

183 184 185
/**
 * get_physical_broadcast - Get number of physical broadcast IDs
 */
L
Linus Torvalds 已提交
186 187
int get_physical_broadcast(void)
{
188
	return modern_apic() ? 0xff : 0xf;
L
Linus Torvalds 已提交
189 190
}

191 192 193 194
/**
 * lapic_get_maxlvt - get the maximum number of local vector table entries
 */
int lapic_get_maxlvt(void)
L
Linus Torvalds 已提交
195
{
196
	unsigned int v = apic_read(APIC_LVR);
L
Linus Torvalds 已提交
197 198

	/* 82489DXs do not report # of LVT entries. */
199
	return APIC_INTEGRATED(GET_APIC_VERSION(v)) ? GET_APIC_MAXLVT(v) : 2;
L
Linus Torvalds 已提交
200 201
}

202 203 204 205
/*
 * Local APIC timer
 */

206 207
/* Clock divisor is set to 16 */
#define APIC_DIVISOR 16
208 209 210 211 212 213 214 215

/*
 * This function sets up the local APIC timer, with a timeout of
 * 'clocks' APIC bus clock. During calibration we actually call
 * this function twice on the boot CPU, once with a bogus timeout
 * value, second time for real. The other (noncalibrating) CPUs
 * call this function only once, with the real, calibrated value.
 */
216
static void __setup_APIC_LVTT(unsigned int clocks, int oneshot, int irqen)
L
Linus Torvalds 已提交
217
{
218
	unsigned int lvtt_value, tmp_value;
L
Linus Torvalds 已提交
219

220 221 222
	lvtt_value = LOCAL_TIMER_VECTOR;
	if (!oneshot)
		lvtt_value |= APIC_LVT_TIMER_PERIODIC;
223 224 225
	if (!lapic_is_integrated())
		lvtt_value |= SET_APIC_TIMER_BASE(APIC_TIMER_BASE_DIV);

226
	if (!irqen)
227 228
		lvtt_value |= APIC_LVT_MASKED;

229
	apic_write(APIC_LVTT, lvtt_value);
L
Linus Torvalds 已提交
230 231

	/*
232
	 * Divide PICLK by 16
L
Linus Torvalds 已提交
233
	 */
234
	tmp_value = apic_read(APIC_TDCR);
235 236 237
	apic_write(APIC_TDCR,
		   (tmp_value & ~(APIC_TDR_DIV_1 | APIC_TDR_DIV_TMBASE)) |
		   APIC_TDR_DIV_16);
L
Linus Torvalds 已提交
238

239
	if (!oneshot)
240
		apic_write(APIC_TMICT, clocks / APIC_DIVISOR);
241 242 243 244 245 246 247 248
}

/*
 * Program the next event, relative to now
 */
static int lapic_next_event(unsigned long delta,
			    struct clock_event_device *evt)
{
249
	apic_write(APIC_TMICT, delta);
250
	return 0;
L
Linus Torvalds 已提交
251 252
}

253 254 255 256 257
/*
 * Setup the lapic timer in periodic or oneshot mode
 */
static void lapic_timer_setup(enum clock_event_mode mode,
			      struct clock_event_device *evt)
L
Linus Torvalds 已提交
258
{
259
	unsigned long flags;
260
	unsigned int v;
261

262 263 264 265
	/* Lapic used for broadcast ? */
	if (!local_apic_timer_verify_ok)
		return;

266
	local_irq_save(flags);
L
Linus Torvalds 已提交
267

268 269 270 271 272 273 274 275 276 277
	switch (mode) {
	case CLOCK_EVT_MODE_PERIODIC:
	case CLOCK_EVT_MODE_ONESHOT:
		__setup_APIC_LVTT(calibration_result,
				  mode != CLOCK_EVT_MODE_PERIODIC, 1);
		break;
	case CLOCK_EVT_MODE_UNUSED:
	case CLOCK_EVT_MODE_SHUTDOWN:
		v = apic_read(APIC_LVTT);
		v |= (APIC_LVT_MASKED | LOCAL_TIMER_VECTOR);
278
		apic_write(APIC_LVTT, v);
279
		break;
T
Thomas Gleixner 已提交
280 281 282
	case CLOCK_EVT_MODE_RESUME:
		/* Nothing to do here */
		break;
283
	}
284 285 286 287

	local_irq_restore(flags);
}

288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311
/*
 * Local APIC timer broadcast function
 */
static void lapic_timer_broadcast(cpumask_t mask)
{
#ifdef CONFIG_SMP
	send_IPI_mask(mask, LOCAL_TIMER_VECTOR);
#endif
}

/*
 * Setup the local APIC timer for this CPU. Copy the initilized values
 * of the boot CPU and register the clock event in the framework.
 */
static void __devinit setup_APIC_timer(void)
{
	struct clock_event_device *levt = &__get_cpu_var(lapic_events);

	memcpy(levt, &lapic_clockevent, sizeof(*levt));
	levt->cpumask = cpumask_of_cpu(smp_processor_id());

	clockevents_register_device(levt);
}

312
/*
313 314 315 316 317 318 319 320 321 322
 * In this functions we calibrate APIC bus clocks to the external timer.
 *
 * We want to do the calibration only once since we want to have local timer
 * irqs syncron. CPUs connected by the same APIC bus have the very same bus
 * frequency.
 *
 * This was previously done by reading the PIT/HPET and waiting for a wrap
 * around to find out, that a tick has elapsed. I have a box, where the PIT
 * readout is broken, so it never gets out of the wait loop again. This was
 * also reported by others.
323
 *
324 325 326
 * Monitoring the jiffies value is inaccurate and the clockevents
 * infrastructure allows us to do a simple substitution of the interrupt
 * handler.
327
 *
328 329 330
 * The calibration routine also uses the pm_timer when possible, as the PIT
 * happens to run way too slow (factor 2.3 on my VAIO CoreDuo, which goes
 * back to normal later in the boot process).
331 332
 */

333
#define LAPIC_CAL_LOOPS		(HZ/10)
334

335
static __initdata int lapic_cal_loops = -1;
336 337 338 339
static __initdata long lapic_cal_t1, lapic_cal_t2;
static __initdata unsigned long long lapic_cal_tsc1, lapic_cal_tsc2;
static __initdata unsigned long lapic_cal_pm1, lapic_cal_pm2;
static __initdata unsigned long lapic_cal_j1, lapic_cal_j2;
L
Linus Torvalds 已提交
340

341 342 343 344 345 346 347 348
/*
 * Temporary interrupt handler.
 */
static void __init lapic_cal_handler(struct clock_event_device *dev)
{
	unsigned long long tsc = 0;
	long tapic = apic_read(APIC_TMCCT);
	unsigned long pm = acpi_pm_read_early();
L
Linus Torvalds 已提交
349

350 351 352 353 354 355 356 357 358 359
	if (cpu_has_tsc)
		rdtscll(tsc);

	switch (lapic_cal_loops++) {
	case 0:
		lapic_cal_t1 = tapic;
		lapic_cal_tsc1 = tsc;
		lapic_cal_pm1 = pm;
		lapic_cal_j1 = jiffies;
		break;
360

361 362 363 364 365 366 367 368 369 370
	case LAPIC_CAL_LOOPS:
		lapic_cal_t2 = tapic;
		lapic_cal_tsc2 = tsc;
		if (pm < lapic_cal_pm1)
			pm += ACPI_PM_OVRRUN;
		lapic_cal_pm2 = pm;
		lapic_cal_j2 = jiffies;
		break;
	}
}
L
Linus Torvalds 已提交
371

372 373 374 375 376 377 378 379 380 381 382 383 384
/*
 * Setup the boot APIC
 *
 * Calibrate and verify the result.
 */
void __init setup_boot_APIC_clock(void)
{
	struct clock_event_device *levt = &__get_cpu_var(lapic_events);
	const long pm_100ms = PMTMR_TICKS_PER_SEC/10;
	const long pm_thresh = pm_100ms/100;
	void (*real_handler)(struct clock_event_device *dev);
	unsigned long deltaj;
	long delta, deltapm;
385
	int pm_referenced = 0;
L
Linus Torvalds 已提交
386

387 388
	/*
	 * The local apic timer can be disabled via the kernel
389
	 * commandline or from the CPU detection code. Register the lapic
390 391 392 393 394
	 * timer as a dummy clock event source on SMP systems, so the
	 * broadcast mechanism is used. On UP systems simply ignore it.
	 */
	if (local_apic_timer_disabled) {
		/* No broadcast on UP ! */
395 396
		if (num_possible_cpus() > 1) {
			lapic_clockevent.mult = 1;
397
			setup_APIC_timer();
398
		}
399 400 401
		return;
	}

402 403
	apic_printk(APIC_VERBOSE, "Using local APIC timer interrupts.\n"
		    "calibrating APIC timer ...\n");
L
Linus Torvalds 已提交
404

405 406 407 408 409
	local_irq_disable();

	/* Replace the global interrupt handler */
	real_handler = global_clock_event->event_handler;
	global_clock_event->event_handler = lapic_cal_handler;
L
Linus Torvalds 已提交
410 411

	/*
412 413
	 * Setup the APIC counter to 1e9. There is no way the lapic
	 * can underflow in the 100ms detection time frame
L
Linus Torvalds 已提交
414
	 */
415
	__setup_APIC_LVTT(1000000000, 0, 0);
L
Linus Torvalds 已提交
416

417 418 419
	/* Let the interrupts run */
	local_irq_enable();

420 421
	while (lapic_cal_loops <= LAPIC_CAL_LOOPS)
		cpu_relax();
422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451

	local_irq_disable();

	/* Restore the real event handler */
	global_clock_event->event_handler = real_handler;

	/* Build delta t1-t2 as apic timer counts down */
	delta = lapic_cal_t1 - lapic_cal_t2;
	apic_printk(APIC_VERBOSE, "... lapic delta = %ld\n", delta);

	/* Check, if the PM timer is available */
	deltapm = lapic_cal_pm2 - lapic_cal_pm1;
	apic_printk(APIC_VERBOSE, "... PM timer delta = %ld\n", deltapm);

	if (deltapm) {
		unsigned long mult;
		u64 res;

		mult = clocksource_hz2mult(PMTMR_TICKS_PER_SEC, 22);

		if (deltapm > (pm_100ms - pm_thresh) &&
		    deltapm < (pm_100ms + pm_thresh)) {
			apic_printk(APIC_VERBOSE, "... PM timer result ok\n");
		} else {
			res = (((u64) deltapm) *  mult) >> 22;
			do_div(res, 1000000);
			printk(KERN_WARNING "APIC calibration not consistent "
			       "with PM Timer: %ldms instead of 100ms\n",
			       (long)res);
			/* Correct the lapic counter value */
452
			res = (((u64) delta) * pm_100ms);
453 454 455 456 457
			do_div(res, deltapm);
			printk(KERN_INFO "APIC delta adjusted to PM-Timer: "
			       "%lu (%ld)\n", (unsigned long) res, delta);
			delta = (long) res;
		}
458
		pm_referenced = 1;
459
	}
460

461
	/* Calculate the scaled math multiplication factor */
A
Akinobu Mita 已提交
462 463
	lapic_clockevent.mult = div_sc(delta, TICK_NSEC * LAPIC_CAL_LOOPS,
				       lapic_clockevent.shift);
464 465 466 467 468
	lapic_clockevent.max_delta_ns =
		clockevent_delta2ns(0x7FFFFF, &lapic_clockevent);
	lapic_clockevent.min_delta_ns =
		clockevent_delta2ns(0xF, &lapic_clockevent);

469 470 471
	calibration_result = (delta * APIC_DIVISOR) / LAPIC_CAL_LOOPS;

	apic_printk(APIC_VERBOSE, "..... delta %ld\n", delta);
472
	apic_printk(APIC_VERBOSE, "..... mult: %ld\n", lapic_clockevent.mult);
473 474
	apic_printk(APIC_VERBOSE, "..... calibration result: %u\n",
		    calibration_result);
475

476 477
	if (cpu_has_tsc) {
		delta = (long)(lapic_cal_tsc2 - lapic_cal_tsc1);
478
		apic_printk(APIC_VERBOSE, "..... CPU clock speed is "
479 480 481 482
			    "%ld.%04ld MHz.\n",
			    (delta / LAPIC_CAL_LOOPS) / (1000000 / HZ),
			    (delta / LAPIC_CAL_LOOPS) % (1000000 / HZ));
	}
483 484

	apic_printk(APIC_VERBOSE, "..... host bus clock speed is "
485 486 487
		    "%u.%04u MHz.\n",
		    calibration_result / (1000000 / HZ),
		    calibration_result % (1000000 / HZ));
488

489 490
	local_apic_timer_verify_ok = 1;

491 492 493 494 495 496 497 498 499 500 501 502 503
	/*
	 * Do a sanity check on the APIC calibration result
	 */
	if (calibration_result < (1000000 / HZ)) {
		local_irq_enable();
		printk(KERN_WARNING
		       "APIC frequency too slow, disabling apic timer\n");
		/* No broadcast on UP ! */
		if (num_possible_cpus() > 1)
			setup_APIC_timer();
		return;
	}

504 505 506
	/* We trust the pm timer based calibration */
	if (!pm_referenced) {
		apic_printk(APIC_VERBOSE, "... verify APIC timer\n");
507

508 509 510 511 512 513
		/*
		 * Setup the apic timer manually
		 */
		levt->event_handler = lapic_cal_handler;
		lapic_timer_setup(CLOCK_EVT_MODE_PERIODIC, levt);
		lapic_cal_loops = -1;
514

515 516
		/* Let the interrupts run */
		local_irq_enable();
517

518
		while (lapic_cal_loops <= LAPIC_CAL_LOOPS)
519
			cpu_relax();
520

521
		local_irq_disable();
522

523 524
		/* Stop the lapic timer */
		lapic_timer_setup(CLOCK_EVT_MODE_SHUTDOWN, levt);
525

526
		local_irq_enable();
527

528 529 530
		/* Jiffies delta */
		deltaj = lapic_cal_j2 - lapic_cal_j1;
		apic_printk(APIC_VERBOSE, "... jiffies delta = %lu\n", deltaj);
531 532

		/* Check, if the jiffies result is consistent */
533
		if (deltaj >= LAPIC_CAL_LOOPS-2 && deltaj <= LAPIC_CAL_LOOPS+2)
534
			apic_printk(APIC_VERBOSE, "... jiffies result ok\n");
535 536
		else
			local_apic_timer_verify_ok = 0;
537 538
	} else
		local_irq_enable();
539

540 541 542 543 544 545
	if (!local_apic_timer_verify_ok) {
		printk(KERN_WARNING
		       "APIC timer disabled due to verification failure.\n");
		/* No broadcast on UP ! */
		if (num_possible_cpus() == 1)
			return;
546 547 548 549 550 551 552 553
	} else {
		/*
		 * If nmi_watchdog is set to IO_APIC, we need the
		 * PIT/HPET going.  Otherwise register lapic as a dummy
		 * device.
		 */
		if (nmi_watchdog != NMI_IO_APIC)
			lapic_clockevent.features &= ~CLOCK_EVT_FEAT_DUMMY;
I
Ingo Molnar 已提交
554 555
		else
			printk(KERN_WARNING "APIC timer registered as dummy,"
556
				" due to nmi_watchdog=%d!\n", nmi_watchdog);
557
	}
558 559 560

	/* Setup the lapic or request the broadcast */
	setup_APIC_timer();
561
}
L
Linus Torvalds 已提交
562

563 564
void __devinit setup_secondary_APIC_clock(void)
{
565
	setup_APIC_timer();
566
}
L
Linus Torvalds 已提交
567

568
/*
569
 * The guts of the apic timer interrupt
570
 */
571
static void local_apic_timer_interrupt(void)
572
{
573 574
	int cpu = smp_processor_id();
	struct clock_event_device *evt = &per_cpu(lapic_events, cpu);
L
Linus Torvalds 已提交
575 576

	/*
577 578 579 580
	 * Normally we should not be here till LAPIC has been initialized but
	 * in some cases like kdump, its possible that there is a pending LAPIC
	 * timer interrupt from previous kernel's context and is delivered in
	 * new kernel the moment interrupts are enabled.
581
	 *
582 583 584 585
	 * Interrupts are enabled early and LAPIC is setup much later, hence
	 * its possible that when we get here evt->event_handler is NULL.
	 * Check for event_handler being NULL and discard the interrupt as
	 * spurious.
L
Linus Torvalds 已提交
586
	 */
587 588 589 590 591 592 593 594
	if (!evt->event_handler) {
		printk(KERN_WARNING
		       "Spurious LAPIC timer interrupt on cpu %d\n", cpu);
		/* Switch it off */
		lapic_timer_setup(CLOCK_EVT_MODE_SHUTDOWN, evt);
		return;
	}

595 596 597
	/*
	 * the NMI deadlock-detector uses this.
	 */
598 599 600
	per_cpu(irq_stat, cpu).apic_timer_irqs++;

	evt->event_handler(evt);
601 602 603 604 605 606 607 608 609 610
}

/*
 * Local APIC timer interrupt. This is the most natural way for doing
 * local interrupts, but local timer interrupts can be emulated by
 * broadcast interrupts too. [in case the hw doesn't support APIC timers]
 *
 * [ if a single-CPU system runs an SMP kernel then we call the local
 *   interrupt as well. Thus we cannot inline the local irq ... ]
 */
611
void smp_apic_timer_interrupt(struct pt_regs *regs)
612 613
{
	struct pt_regs *old_regs = set_irq_regs(regs);
L
Linus Torvalds 已提交
614 615

	/*
616 617
	 * NOTE! We'd better ACK the irq immediately,
	 * because timer handling can be slow.
L
Linus Torvalds 已提交
618
	 */
619
	ack_APIC_irq();
620
	/*
621 622 623
	 * update_process_times() expects us to have done irq_enter().
	 * Besides, if we don't timer interrupts ignore the global
	 * interrupt lock, which is the WrongThing (tm) to do.
624
	 */
625
	irq_enter();
626
	local_apic_timer_interrupt();
627
	irq_exit();
628

629
	set_irq_regs(old_regs);
630 631 632 633 634 635 636
}

int setup_profiling_timer(unsigned int multiplier)
{
	return -EINVAL;
}

637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665
/*
 * Setup extended LVT, AMD specific (K8, family 10h)
 *
 * Vector mappings are hard coded. On K8 only offset 0 (APIC500) and
 * MCE interrupts are supported. Thus MCE offset must be set to 0.
 */

#define APIC_EILVT_LVTOFF_MCE 0
#define APIC_EILVT_LVTOFF_IBS 1

static void setup_APIC_eilvt(u8 lvt_off, u8 vector, u8 msg_type, u8 mask)
{
	unsigned long reg = (lvt_off << 4) + APIC_EILVT0;
	unsigned int  v   = (mask << 16) | (msg_type << 8) | vector;
	apic_write(reg, v);
}

u8 setup_APIC_eilvt_mce(u8 vector, u8 msg_type, u8 mask)
{
	setup_APIC_eilvt(APIC_EILVT_LVTOFF_MCE, vector, msg_type, mask);
	return APIC_EILVT_LVTOFF_MCE;
}

u8 setup_APIC_eilvt_ibs(u8 vector, u8 msg_type, u8 mask)
{
	setup_APIC_eilvt(APIC_EILVT_LVTOFF_IBS, vector, msg_type, mask);
	return APIC_EILVT_LVTOFF_IBS;
}

666 667 668 669 670 671 672 673 674 675 676 677 678
/*
 * Local APIC start and shutdown
 */

/**
 * clear_local_APIC - shutdown the local APIC
 *
 * This is called, when a CPU is disabled and before rebooting, so the state of
 * the local APIC has no dangling leftovers. Also used to cleanout any BIOS
 * leftovers during boot.
 */
void clear_local_APIC(void)
{
679
	int maxlvt;
680
	u32 v;
L
Linus Torvalds 已提交
681

682 683 684 685 686
	/* APIC hasn't been mapped yet */
	if (!apic_phys)
		return;

	maxlvt = lapic_get_maxlvt();
L
Linus Torvalds 已提交
687
	/*
688 689
	 * Masking an LVT entry can trigger a local APIC error
	 * if the vector is zero. Mask LVTERR first to prevent this.
L
Linus Torvalds 已提交
690
	 */
691 692
	if (maxlvt >= 3) {
		v = ERROR_APIC_VECTOR; /* any non-zero vector will do */
693
		apic_write(APIC_LVTERR, v | APIC_LVT_MASKED);
694
	}
L
Linus Torvalds 已提交
695
	/*
696 697
	 * Careful: we have to set masks only first to deassert
	 * any level-triggered sources.
L
Linus Torvalds 已提交
698
	 */
699
	v = apic_read(APIC_LVTT);
700
	apic_write(APIC_LVTT, v | APIC_LVT_MASKED);
701
	v = apic_read(APIC_LVT0);
702
	apic_write(APIC_LVT0, v | APIC_LVT_MASKED);
703
	v = apic_read(APIC_LVT1);
704
	apic_write(APIC_LVT1, v | APIC_LVT_MASKED);
705 706
	if (maxlvt >= 4) {
		v = apic_read(APIC_LVTPC);
707
		apic_write(APIC_LVTPC, v | APIC_LVT_MASKED);
L
Linus Torvalds 已提交
708 709
	}

710 711 712 713
	/* lets not touch this if we didn't frob it */
#ifdef CONFIG_X86_MCE_P4THERMAL
	if (maxlvt >= 5) {
		v = apic_read(APIC_LVTTHMR);
714
		apic_write(APIC_LVTTHMR, v | APIC_LVT_MASKED);
715 716
	}
#endif
L
Linus Torvalds 已提交
717
	/*
718
	 * Clean APIC state for other OSs:
L
Linus Torvalds 已提交
719
	 */
720 721 722
	apic_write(APIC_LVTT, APIC_LVT_MASKED);
	apic_write(APIC_LVT0, APIC_LVT_MASKED);
	apic_write(APIC_LVT1, APIC_LVT_MASKED);
723
	if (maxlvt >= 3)
724
		apic_write(APIC_LVTERR, APIC_LVT_MASKED);
725
	if (maxlvt >= 4)
726
		apic_write(APIC_LVTPC, APIC_LVT_MASKED);
L
Linus Torvalds 已提交
727

728 729
#ifdef CONFIG_X86_MCE_P4THERMAL
	if (maxlvt >= 5)
730
		apic_write(APIC_LVTTHMR, APIC_LVT_MASKED);
731 732 733
#endif
	/* Integrated APIC (!82489DX) ? */
	if (lapic_is_integrated()) {
L
Linus Torvalds 已提交
734
		if (maxlvt > 3)
735
			/* Clear ESR due to Pentium errata 3AP and 11AP */
L
Linus Torvalds 已提交
736
			apic_write(APIC_ESR, 0);
737
		apic_read(APIC_ESR);
L
Linus Torvalds 已提交
738
	}
739
}
L
Linus Torvalds 已提交
740

741 742 743 744 745 746 747 748 749 750 751 752 753 754 755
/**
 * disable_local_APIC - clear and disable the local APIC
 */
void disable_local_APIC(void)
{
	unsigned long value;

	clear_local_APIC();

	/*
	 * Disable APIC (implies clearing of registers
	 * for 82489DX!).
	 */
	value = apic_read(APIC_SPIV);
	value &= ~APIC_SPIV_APIC_ENABLED;
756
	apic_write(APIC_SPIV, value);
757 758 759 760 761 762 763 764 765 766 767 768

	/*
	 * When LAPIC was disabled by the BIOS and enabled by the kernel,
	 * restore the disabled state.
	 */
	if (enabled_via_apicbase) {
		unsigned int l, h;

		rdmsr(MSR_IA32_APICBASE, l, h);
		l &= ~MSR_IA32_APICBASE_ENABLE;
		wrmsr(MSR_IA32_APICBASE, l, h);
	}
L
Linus Torvalds 已提交
769 770 771
}

/*
772 773 774
 * If Linux enabled the LAPIC against the BIOS default disable it down before
 * re-entering the BIOS on shutdown.  Otherwise the BIOS may get confused and
 * not power-off.  Additionally clear all LVT entries before disable_local_APIC
775
 * for the case where Linux didn't enable the LAPIC.
L
Linus Torvalds 已提交
776 777 778
 */
void lapic_shutdown(void)
{
779 780
	unsigned long flags;

781
	if (!cpu_has_apic)
L
Linus Torvalds 已提交
782 783
		return;

784
	local_irq_save(flags);
785 786 787 788 789
	clear_local_APIC();

	if (enabled_via_apicbase)
		disable_local_APIC();

790
	local_irq_restore(flags);
L
Linus Torvalds 已提交
791 792
}

793 794 795 796 797 798
/*
 * This is to verify that we're looking at a real local APIC.
 * Check these against your board if the CPUs aren't getting
 * started for no apparent reason.
 */
int __init verify_local_APIC(void)
L
Linus Torvalds 已提交
799
{
800
	unsigned int reg0, reg1;
L
Linus Torvalds 已提交
801

802 803 804 805 806 807 808 809 810 811 812 813 814 815 816
	/*
	 * The version register is read-only in a real APIC.
	 */
	reg0 = apic_read(APIC_LVR);
	apic_printk(APIC_DEBUG, "Getting VERSION: %x\n", reg0);
	apic_write(APIC_LVR, reg0 ^ APIC_LVR_MASK);
	reg1 = apic_read(APIC_LVR);
	apic_printk(APIC_DEBUG, "Getting VERSION: %x\n", reg1);

	/*
	 * The two version reads above should print the same
	 * numbers.  If the second one is different, then we
	 * poke at a non-APIC.
	 */
	if (reg1 != reg0)
L
Linus Torvalds 已提交
817 818
		return 0;

819 820 821 822 823 824 825 826 827
	/*
	 * Check if the version looks reasonably.
	 */
	reg1 = GET_APIC_VERSION(reg0);
	if (reg1 == 0x00 || reg1 == 0xff)
		return 0;
	reg1 = lapic_get_maxlvt();
	if (reg1 < 0x02 || reg1 == 0xff)
		return 0;
828

829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845
	/*
	 * The ID register is read/write in a real APIC.
	 */
	reg0 = apic_read(APIC_ID);
	apic_printk(APIC_DEBUG, "Getting ID: %x\n", reg0);

	/*
	 * The next two are just to see if we have sane values.
	 * They're only really relevant if we're in Virtual Wire
	 * compatibility mode, but most boxes are anymore.
	 */
	reg0 = apic_read(APIC_LVT0);
	apic_printk(APIC_DEBUG, "Getting LVT0: %x\n", reg0);
	reg1 = apic_read(APIC_LVT1);
	apic_printk(APIC_DEBUG, "Getting LVT1: %x\n", reg1);

	return 1;
L
Linus Torvalds 已提交
846 847
}

848 849 850 851
/**
 * sync_Arb_IDs - synchronize APIC bus arbitration IDs
 */
void __init sync_Arb_IDs(void)
L
Linus Torvalds 已提交
852
{
853 854 855 856
	/*
	 * Unsupported on P4 - see Intel Dev. Manual Vol. 3, Ch. 8.6.1 And not
	 * needed on AMD.
	 */
857
	if (modern_apic() || boot_cpu_data.x86_vendor == X86_VENDOR_AMD)
858 859 860 861 862
		return;
	/*
	 * Wait for idle.
	 */
	apic_wait_icr_idle();
L
Linus Torvalds 已提交
863

864
	apic_printk(APIC_DEBUG, "Synchronizing Arb IDs.\n");
865 866
	apic_write(APIC_ICR,
		   APIC_DEST_ALLINC | APIC_INT_LEVELTRIG | APIC_DM_INIT);
867
}
L
Linus Torvalds 已提交
868

869 870 871 872 873 874
/*
 * An initial setup of the virtual wire mode.
 */
void __init init_bsp_APIC(void)
{
	unsigned long value;
875

876 877 878 879 880 881
	/*
	 * Don't do the setup now if we have a SMP BIOS as the
	 * through-I/O-APIC virtual wire mode might be active.
	 */
	if (smp_found_config || !cpu_has_apic)
		return;
L
Linus Torvalds 已提交
882 883

	/*
884
	 * Do not trust the local APIC being empty at bootup.
L
Linus Torvalds 已提交
885
	 */
886
	clear_local_APIC();
L
Linus Torvalds 已提交
887

888 889 890 891 892 893 894 895 896 897 898 899 900 901
	/*
	 * Enable APIC.
	 */
	value = apic_read(APIC_SPIV);
	value &= ~APIC_VECTOR_MASK;
	value |= APIC_SPIV_APIC_ENABLED;

	/* This bit is reserved on P4/Xeon and should be cleared */
	if ((boot_cpu_data.x86_vendor == X86_VENDOR_INTEL) &&
	    (boot_cpu_data.x86 == 15))
		value &= ~APIC_SPIV_FOCUS_DISABLED;
	else
		value |= APIC_SPIV_FOCUS_DISABLED;
	value |= SPURIOUS_APIC_VECTOR;
902
	apic_write(APIC_SPIV, value);
903 904 905 906

	/*
	 * Set up the virtual wire mode.
	 */
907
	apic_write(APIC_LVT0, APIC_DM_EXTINT);
908 909 910
	value = APIC_DM_NMI;
	if (!lapic_is_integrated())		/* 82489DX */
		value |= APIC_LVT_LEVEL_TRIGGER;
911
	apic_write(APIC_LVT1, value);
L
Linus Torvalds 已提交
912 913
}

I
Ingo Molnar 已提交
914
static void __cpuinit lapic_setup_esr(void)
915 916 917 918 919 920 921 922 923 924 925
{
	unsigned long oldvalue, value, maxlvt;
	if (lapic_is_integrated() && !esr_disable) {
		/* !82489DX */
		maxlvt = lapic_get_maxlvt();
		if (maxlvt > 3)		/* Due to the Pentium erratum 3AP. */
			apic_write(APIC_ESR, 0);
		oldvalue = apic_read(APIC_ESR);

		/* enables sending errors */
		value = ERROR_APIC_VECTOR;
926
		apic_write(APIC_LVTERR, value);
927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951
		/*
		 * spec says clear errors after enabling vector.
		 */
		if (maxlvt > 3)
			apic_write(APIC_ESR, 0);
		value = apic_read(APIC_ESR);
		if (value != oldvalue)
			apic_printk(APIC_VERBOSE, "ESR value before enabling "
				"vector: 0x%08lx  after: 0x%08lx\n",
				oldvalue, value);
	} else {
		if (esr_disable)
			/*
			 * Something untraceable is creating bad interrupts on
			 * secondary quads ... for the moment, just leave the
			 * ESR disabled - we can't do anything useful with the
			 * errors anyway - mbligh
			 */
			printk(KERN_INFO "Leaving ESR disabled.\n");
		else
			printk(KERN_INFO "No ESR for 82489DX.\n");
	}
}


952 953
/**
 * setup_local_APIC - setup the local APIC
L
Linus Torvalds 已提交
954
 */
A
Adrian Bunk 已提交
955
void __cpuinit setup_local_APIC(void)
956
{
957
	unsigned long value, integrated;
958
	int i, j;
L
Linus Torvalds 已提交
959

960 961 962 963 964 965 966
	/* Pound the ESR really hard over the head with a big hammer - mbligh */
	if (esr_disable) {
		apic_write(APIC_ESR, 0);
		apic_write(APIC_ESR, 0);
		apic_write(APIC_ESR, 0);
		apic_write(APIC_ESR, 0);
	}
L
Linus Torvalds 已提交
967

968
	integrated = lapic_is_integrated();
L
Linus Torvalds 已提交
969

970 971 972 973
	/*
	 * Double-check whether this APIC is really registered.
	 */
	if (!apic_id_registered())
974
		WARN_ON_ONCE(1);
L
Linus Torvalds 已提交
975

976 977 978 979 980 981
	/*
	 * Intel recommends to set DFR, LDR and TPR before enabling
	 * an APIC.  See e.g. "AP-388 82489DX User's Manual" (Intel
	 * document number 292116).  So here it goes...
	 */
	init_apic_ldr();
L
Linus Torvalds 已提交
982

983 984 985 986 987 988
	/*
	 * Set Task Priority to 'accept all'. We never change this
	 * later on.
	 */
	value = apic_read(APIC_TASKPRI);
	value &= ~APIC_TPRI_MASK;
989
	apic_write(APIC_TASKPRI, value);
L
Linus Torvalds 已提交
990

991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008
	/*
	 * After a crash, we no longer service the interrupts and a pending
	 * interrupt from previous kernel might still have ISR bit set.
	 *
	 * Most probably by now CPU has serviced that pending interrupt and
	 * it might not have done the ack_APIC_irq() because it thought,
	 * interrupt came from i8259 as ExtInt. LAPIC did not get EOI so it
	 * does not clear the ISR bit and cpu thinks it has already serivced
	 * the interrupt. Hence a vector might get locked. It was noticed
	 * for timer irq (vector 0x31). Issue an extra EOI to clear ISR.
	 */
	for (i = APIC_ISR_NR - 1; i >= 0; i--) {
		value = apic_read(APIC_ISR + i*0x10);
		for (j = 31; j >= 0; j--) {
			if (value & (1<<j))
				ack_APIC_irq();
		}
	}
L
Linus Torvalds 已提交
1009

1010 1011 1012 1013 1014 1015 1016 1017 1018
	/*
	 * Now that we are all set up, enable the APIC
	 */
	value = apic_read(APIC_SPIV);
	value &= ~APIC_VECTOR_MASK;
	/*
	 * Enable APIC
	 */
	value |= APIC_SPIV_APIC_ENABLED;
L
Linus Torvalds 已提交
1019

1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038
	/*
	 * Some unknown Intel IO/APIC (or APIC) errata is biting us with
	 * certain networking cards. If high frequency interrupts are
	 * happening on a particular IOAPIC pin, plus the IOAPIC routing
	 * entry is masked/unmasked at a high rate as well then sooner or
	 * later IOAPIC line gets 'stuck', no more interrupts are received
	 * from the device. If focus CPU is disabled then the hang goes
	 * away, oh well :-(
	 *
	 * [ This bug can be reproduced easily with a level-triggered
	 *   PCI Ne2000 networking cards and PII/PIII processors, dual
	 *   BX chipset. ]
	 */
	/*
	 * Actually disabling the focus CPU check just makes the hang less
	 * frequent as it makes the interrupt distributon model be more
	 * like LRU than MRU (the short-term load is more even across CPUs).
	 * See also the comment in end_level_ioapic_irq().  --macro
	 */
L
Linus Torvalds 已提交
1039

1040 1041
	/* Enable focus processor (bit==0) */
	value &= ~APIC_SPIV_FOCUS_DISABLED;
L
Linus Torvalds 已提交
1042

1043 1044 1045 1046
	/*
	 * Set spurious IRQ vector
	 */
	value |= SPURIOUS_APIC_VECTOR;
1047
	apic_write(APIC_SPIV, value);
1048 1049 1050 1051 1052

	/*
	 * Set up LVT0, LVT1:
	 *
	 * set up through-local-APIC on the BP's LINT0. This is not
S
Simon Arlott 已提交
1053
	 * strictly necessary in pure symmetric-IO mode, but sometimes
1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068
	 * we delegate interrupts to the 8259A.
	 */
	/*
	 * TODO: set up through-local-APIC from through-I/O-APIC? --macro
	 */
	value = apic_read(APIC_LVT0) & APIC_LVT_MASKED;
	if (!smp_processor_id() && (pic_mode || !value)) {
		value = APIC_DM_EXTINT;
		apic_printk(APIC_VERBOSE, "enabled ExtINT on CPU#%d\n",
				smp_processor_id());
	} else {
		value = APIC_DM_EXTINT | APIC_LVT_MASKED;
		apic_printk(APIC_VERBOSE, "masked ExtINT on CPU#%d\n",
				smp_processor_id());
	}
1069
	apic_write(APIC_LVT0, value);
1070 1071 1072 1073 1074 1075 1076 1077 1078 1079

	/*
	 * only the BP should see the LINT1 NMI signal, obviously.
	 */
	if (!smp_processor_id())
		value = APIC_DM_NMI;
	else
		value = APIC_DM_NMI | APIC_LVT_MASKED;
	if (!integrated)		/* 82489DX */
		value |= APIC_LVT_LEVEL_TRIGGER;
1080
	apic_write(APIC_LVT1, value);
1081
}
1082

1083 1084 1085
void __cpuinit end_local_APIC_setup(void)
{
	unsigned long value;
L
Linus Torvalds 已提交
1086

1087
	lapic_setup_esr();
1088 1089 1090
	/* Disable the local apic timer */
	value = apic_read(APIC_LVTT);
	value |= (APIC_LVT_MASKED | LOCAL_TIMER_VECTOR);
1091
	apic_write(APIC_LVTT, value);
1092

1093 1094
	setup_apic_nmi_watchdog(NULL);
	apic_pm_activate();
L
Linus Torvalds 已提交
1095 1096
}

1097 1098 1099
/*
 * Detect and initialize APIC
 */
H
Hiroshi Shimamoto 已提交
1100
static int __init detect_init_APIC(void)
L
Linus Torvalds 已提交
1101 1102 1103 1104
{
	u32 h, l, features;

	/* Disabled by kernel option? */
Y
Yinghai Lu 已提交
1105
	if (disable_apic)
L
Linus Torvalds 已提交
1106 1107 1108 1109 1110
		return -1;

	switch (boot_cpu_data.x86_vendor) {
	case X86_VENDOR_AMD:
		if ((boot_cpu_data.x86 == 6 && boot_cpu_data.x86_model > 1) ||
1111
		    (boot_cpu_data.x86 == 15))
L
Linus Torvalds 已提交
1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124
			break;
		goto no_apic;
	case X86_VENDOR_INTEL:
		if (boot_cpu_data.x86 == 6 || boot_cpu_data.x86 == 15 ||
		    (boot_cpu_data.x86 == 5 && cpu_has_apic))
			break;
		goto no_apic;
	default:
		goto no_apic;
	}

	if (!cpu_has_apic) {
		/*
1125 1126
		 * Over-ride BIOS and try to enable the local APIC only if
		 * "lapic" specified.
L
Linus Torvalds 已提交
1127
		 */
Y
Yinghai Lu 已提交
1128
		if (!force_enable_local_apic) {
1129
			printk(KERN_INFO "Local APIC disabled by BIOS -- "
L
Linus Torvalds 已提交
1130 1131 1132 1133
			       "you can enable it with \"lapic\"\n");
			return -1;
		}
		/*
1134 1135 1136
		 * Some BIOSes disable the local APIC in the APIC_BASE
		 * MSR. This can only be done in software for Intel P6 or later
		 * and AMD K7 (Model > 1) or later.
L
Linus Torvalds 已提交
1137 1138 1139
		 */
		rdmsr(MSR_IA32_APICBASE, l, h);
		if (!(l & MSR_IA32_APICBASE_ENABLE)) {
1140 1141
			printk(KERN_INFO
			       "Local APIC disabled by BIOS -- reenabling.\n");
L
Linus Torvalds 已提交
1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153
			l &= ~MSR_IA32_APICBASE_BASE;
			l |= MSR_IA32_APICBASE_ENABLE | APIC_DEFAULT_PHYS_BASE;
			wrmsr(MSR_IA32_APICBASE, l, h);
			enabled_via_apicbase = 1;
		}
	}
	/*
	 * The APIC feature bit should now be enabled
	 * in `cpuid'
	 */
	features = cpuid_edx(1);
	if (!(features & (1 << X86_FEATURE_APIC))) {
1154
		printk(KERN_WARNING "Could not enable APIC!\n");
L
Linus Torvalds 已提交
1155 1156
		return -1;
	}
1157
	set_cpu_cap(&boot_cpu_data, X86_FEATURE_APIC);
L
Linus Torvalds 已提交
1158 1159 1160 1161
	mp_lapic_addr = APIC_DEFAULT_PHYS_BASE;

	/* The BIOS may have set up the APIC at some other address */
	rdmsr(MSR_IA32_APICBASE, l, h);
1162 1163
	if (l & MSR_IA32_APICBASE_ENABLE)
		mp_lapic_addr = l & MSR_IA32_APICBASE_BASE;
L
Linus Torvalds 已提交
1164

1165
	printk(KERN_INFO "Found and enabled local APIC!\n");
L
Linus Torvalds 已提交
1166

1167
	apic_pm_activate();
L
Linus Torvalds 已提交
1168

1169
	return 0;
L
Linus Torvalds 已提交
1170

1171 1172 1173 1174
no_apic:
	printk(KERN_INFO "No local APIC present or hardware disabled\n");
	return -1;
}
L
Linus Torvalds 已提交
1175

1176 1177 1178 1179
/**
 * init_apic_mappings - initialize APIC mappings
 */
void __init init_apic_mappings(void)
L
Linus Torvalds 已提交
1180 1181
{
	/*
1182 1183 1184
	 * If no local APIC can be found then set up a fake all
	 * zeroes page to simulate the local APIC and another
	 * one for the IO-APIC.
L
Linus Torvalds 已提交
1185
	 */
1186 1187 1188 1189 1190
	if (!smp_found_config && detect_init_APIC()) {
		apic_phys = (unsigned long) alloc_bootmem_pages(PAGE_SIZE);
		apic_phys = __pa(apic_phys);
	} else
		apic_phys = mp_lapic_addr;
L
Linus Torvalds 已提交
1191

1192 1193 1194
	set_fixmap_nocache(FIX_APIC_BASE, apic_phys);
	printk(KERN_DEBUG "mapped APIC to %08lx (%08lx)\n", APIC_BASE,
	       apic_phys);
L
Linus Torvalds 已提交
1195

1196 1197 1198 1199 1200
	/*
	 * Fetch the APIC ID of the BSP in case we have a
	 * default configuration (or the MP table is broken).
	 */
	if (boot_cpu_physical_apicid == -1U)
1201
		boot_cpu_physical_apicid = GET_APIC_ID(read_apic_id());
L
Linus Torvalds 已提交
1202 1203 1204

}

1205 1206 1207 1208
/*
 * This initializes the IO-APIC and APIC hardware if this is
 * a UP kernel.
 */
1209 1210 1211

int apic_version[MAX_APICS];

H
Hiroshi Shimamoto 已提交
1212
int __init APIC_init_uniprocessor(void)
L
Linus Torvalds 已提交
1213
{
Y
Yinghai Lu 已提交
1214
	if (disable_apic)
1215
		clear_cpu_cap(&boot_cpu_data, X86_FEATURE_APIC);
L
Linus Torvalds 已提交
1216

1217 1218
	if (!smp_found_config && !cpu_has_apic)
		return -1;
1219

1220 1221 1222 1223 1224 1225 1226
	/*
	 * Complain if the BIOS pretends there is one.
	 */
	if (!cpu_has_apic &&
	    APIC_INTEGRATED(apic_version[boot_cpu_physical_apicid])) {
		printk(KERN_ERR "BIOS bug, local APIC #%d not detected!...\n",
		       boot_cpu_physical_apicid);
1227
		clear_cpu_cap(&boot_cpu_data, X86_FEATURE_APIC);
1228
		return -1;
1229 1230
	}

1231
	verify_local_APIC();
1232

1233
	connect_bsp_APIC();
1234

1235 1236 1237 1238 1239 1240
	/*
	 * Hack: In case of kdump, after a crash, kernel might be booting
	 * on a cpu with non-zero lapic id. But boot_cpu_physical_apicid
	 * might be zero if read from MP tables. Get it from LAPIC.
	 */
#ifdef CONFIG_CRASH_DUMP
1241
	boot_cpu_physical_apicid = GET_APIC_ID(read_apic_id());
1242
#endif
1243
	physid_set_mask_of_physid(boot_cpu_physical_apicid, &phys_cpu_present_map);
L
Linus Torvalds 已提交
1244

1245
	setup_local_APIC();
L
Linus Torvalds 已提交
1246

1247 1248 1249 1250
#ifdef CONFIG_X86_IO_APIC
	if (!smp_found_config || skip_ioapic_setup || !nr_ioapics)
#endif
		localise_nmi_watchdog();
1251
	end_local_APIC_setup();
1252 1253 1254 1255
#ifdef CONFIG_X86_IO_APIC
	if (smp_found_config)
		if (!skip_ioapic_setup && nr_ioapics)
			setup_IO_APIC();
L
Linus Torvalds 已提交
1256
#endif
1257
	setup_boot_clock();
L
Linus Torvalds 已提交
1258

1259
	return 0;
L
Linus Torvalds 已提交
1260 1261
}

1262 1263 1264 1265
/*
 * Local APIC interrupts
 */

L
Linus Torvalds 已提交
1266 1267 1268
/*
 * This interrupt should _never_ happen with our APIC/SMP architecture
 */
1269
void smp_spurious_interrupt(struct pt_regs *regs)
L
Linus Torvalds 已提交
1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283
{
	unsigned long v;

	irq_enter();
	/*
	 * Check if this really is a spurious interrupt and ACK it
	 * if it is a vectored one.  Just in case...
	 * Spurious interrupts should not be ACKed.
	 */
	v = apic_read(APIC_ISR + ((SPURIOUS_APIC_VECTOR & ~0x1f) >> 1));
	if (v & (1 << (SPURIOUS_APIC_VECTOR & 0x1f)))
		ack_APIC_irq();

	/* see sw-dev-man vol 3, chapter 7.4.13.5 */
1284 1285
	printk(KERN_INFO "spurious APIC interrupt on CPU#%d, "
	       "should never happen.\n", smp_processor_id());
1286
	__get_cpu_var(irq_stat).irq_spurious_count++;
L
Linus Torvalds 已提交
1287 1288 1289 1290 1291 1292
	irq_exit();
}

/*
 * This interrupt should never happen with our APIC/SMP architecture
 */
1293
void smp_error_interrupt(struct pt_regs *regs)
L
Linus Torvalds 已提交
1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314
{
	unsigned long v, v1;

	irq_enter();
	/* First tickle the hardware, only then report what went on. -- REW */
	v = apic_read(APIC_ESR);
	apic_write(APIC_ESR, 0);
	v1 = apic_read(APIC_ESR);
	ack_APIC_irq();
	atomic_inc(&irq_err_count);

	/* Here is what the APIC error bits mean:
	   0: Send CS error
	   1: Receive CS error
	   2: Send accept error
	   3: Receive accept error
	   4: Reserved
	   5: Send illegal vector
	   6: Received illegal vector
	   7: Illegal register address
	*/
1315
	printk(KERN_DEBUG "APIC error on CPU%d: %02lx(%02lx)\n",
1316
		smp_processor_id(), v , v1);
L
Linus Torvalds 已提交
1317 1318 1319
	irq_exit();
}

1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332
#ifdef CONFIG_SMP
void __init smp_intr_init(void)
{
	/*
	 * IRQ0 must be given a fixed assignment and initialized,
	 * because it's used before the IO-APIC is set up.
	 */
	set_intr_gate(FIRST_DEVICE_VECTOR, interrupt[0]);

	/*
	 * The reschedule interrupt is a CPU-to-CPU reschedule-helper
	 * IPI, driven by wakeup.
	 */
1333
	alloc_intr_gate(RESCHEDULE_VECTOR, reschedule_interrupt);
1334 1335

	/* IPI for invalidation */
1336
	alloc_intr_gate(INVALIDATE_TLB_VECTOR, invalidate_interrupt);
1337 1338

	/* IPI for generic function call */
1339
	alloc_intr_gate(CALL_FUNCTION_VECTOR, call_function_interrupt);
1340 1341 1342 1343

	/* IPI for single call function */
	set_intr_gate(CALL_FUNCTION_SINGLE_VECTOR,
				call_function_single_interrupt);
1344 1345 1346
}
#endif

L
Linus Torvalds 已提交
1347
/*
1348
 * Initialize APIC interrupts
L
Linus Torvalds 已提交
1349
 */
1350
void __init apic_intr_init(void)
L
Linus Torvalds 已提交
1351
{
1352 1353 1354 1355
#ifdef CONFIG_SMP
	smp_intr_init();
#endif
	/* self generated IPI for local APIC timer */
1356
	alloc_intr_gate(LOCAL_TIMER_VECTOR, apic_timer_interrupt);
L
Linus Torvalds 已提交
1357

1358
	/* IPI vectors for APIC spurious and error interrupts */
1359 1360
	alloc_intr_gate(SPURIOUS_APIC_VECTOR, spurious_interrupt);
	alloc_intr_gate(ERROR_APIC_VECTOR, error_interrupt);
L
Linus Torvalds 已提交
1361

1362 1363
	/* thermal monitor LVT interrupt */
#ifdef CONFIG_X86_MCE_P4THERMAL
1364
	alloc_intr_gate(THERMAL_APIC_VECTOR, thermal_interrupt);
1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385
#endif
}

/**
 * connect_bsp_APIC - attach the APIC to the interrupt system
 */
void __init connect_bsp_APIC(void)
{
	if (pic_mode) {
		/*
		 * Do not trust the local APIC being empty at bootup.
		 */
		clear_local_APIC();
		/*
		 * PIC mode, enable APIC mode in the IMCR, i.e.  connect BSP's
		 * local APIC to INT and NMI lines.
		 */
		apic_printk(APIC_VERBOSE, "leaving PIC mode, "
				"enabling APIC mode.\n");
		outb(0x70, 0x22);
		outb(0x01, 0x23);
L
Linus Torvalds 已提交
1386
	}
1387 1388
	enable_apic_mode();
}
L
Linus Torvalds 已提交
1389

1390 1391 1392 1393 1394 1395 1396 1397 1398 1399 1400 1401 1402 1403 1404 1405 1406 1407 1408 1409 1410 1411 1412
/**
 * disconnect_bsp_APIC - detach the APIC from the interrupt system
 * @virt_wire_setup:	indicates, whether virtual wire mode is selected
 *
 * Virtual wire mode is necessary to deliver legacy interrupts even when the
 * APIC is disabled.
 */
void disconnect_bsp_APIC(int virt_wire_setup)
{
	if (pic_mode) {
		/*
		 * Put the board back into PIC mode (has an effect only on
		 * certain older boards).  Note that APIC interrupts, including
		 * IPIs, won't work beyond this point!  The only exception are
		 * INIT IPIs.
		 */
		apic_printk(APIC_VERBOSE, "disabling APIC mode, "
				"entering PIC mode.\n");
		outb(0x70, 0x22);
		outb(0x00, 0x23);
	} else {
		/* Go back to Virtual Wire compatibility mode */
		unsigned long value;
L
Linus Torvalds 已提交
1413

1414 1415 1416 1417 1418
		/* For the spurious interrupt use vector F, and enable it */
		value = apic_read(APIC_SPIV);
		value &= ~APIC_VECTOR_MASK;
		value |= APIC_SPIV_APIC_ENABLED;
		value |= 0xf;
1419
		apic_write(APIC_SPIV, value);
L
Linus Torvalds 已提交
1420

1421 1422 1423 1424 1425 1426 1427 1428
		if (!virt_wire_setup) {
			/*
			 * For LVT0 make it edge triggered, active high,
			 * external and enabled
			 */
			value = apic_read(APIC_LVT0);
			value &= ~(APIC_MODE_MASK | APIC_SEND_PENDING |
				APIC_INPUT_POLARITY | APIC_LVT_REMOTE_IRR |
1429
				APIC_LVT_LEVEL_TRIGGER | APIC_LVT_MASKED);
1430 1431
			value |= APIC_LVT_REMOTE_IRR | APIC_SEND_PENDING;
			value = SET_APIC_DELIVERY_MODE(value, APIC_MODE_EXTINT);
1432
			apic_write(APIC_LVT0, value);
1433 1434
		} else {
			/* Disable LVT0 */
1435
			apic_write(APIC_LVT0, APIC_LVT_MASKED);
1436
		}
L
Linus Torvalds 已提交
1437

1438 1439 1440 1441 1442 1443 1444 1445 1446 1447 1448
		/*
		 * For LVT1 make it edge triggered, active high, nmi and
		 * enabled
		 */
		value = apic_read(APIC_LVT1);
		value &= ~(
			APIC_MODE_MASK | APIC_SEND_PENDING |
			APIC_INPUT_POLARITY | APIC_LVT_REMOTE_IRR |
			APIC_LVT_LEVEL_TRIGGER | APIC_LVT_MASKED);
		value |= APIC_LVT_REMOTE_IRR | APIC_SEND_PENDING;
		value = SET_APIC_DELIVERY_MODE(value, APIC_MODE_NMI);
1449
		apic_write(APIC_LVT1, value);
1450 1451
	}
}
L
Linus Torvalds 已提交
1452

1453 1454 1455 1456 1457 1458 1459 1460 1461 1462 1463 1464 1465 1466 1467 1468 1469 1470 1471 1472 1473 1474 1475 1476 1477 1478 1479 1480 1481 1482 1483 1484 1485 1486 1487 1488 1489 1490 1491 1492 1493 1494 1495 1496 1497 1498
unsigned int __cpuinitdata maxcpus = NR_CPUS;

void __cpuinit generic_processor_info(int apicid, int version)
{
	int cpu;
	cpumask_t tmp_map;
	physid_mask_t phys_cpu;

	/*
	 * Validate version
	 */
	if (version == 0x0) {
		printk(KERN_WARNING "BIOS bug, APIC version is 0 for CPU#%d! "
				"fixing up to 0x10. (tell your hw vendor)\n",
				version);
		version = 0x10;
	}
	apic_version[apicid] = version;

	phys_cpu = apicid_to_cpu_present(apicid);
	physids_or(phys_cpu_present_map, phys_cpu_present_map, phys_cpu);

	if (num_processors >= NR_CPUS) {
		printk(KERN_WARNING "WARNING: NR_CPUS limit of %i reached."
			"  Processor ignored.\n", NR_CPUS);
		return;
	}

	if (num_processors >= maxcpus) {
		printk(KERN_WARNING "WARNING: maxcpus limit of %i reached."
			" Processor ignored.\n", maxcpus);
		return;
	}

	num_processors++;
	cpus_complement(tmp_map, cpu_present_map);
	cpu = first_cpu(tmp_map);

	if (apicid == boot_cpu_physical_apicid)
		/*
		 * x86_bios_cpu_apicid is required to have processors listed
		 * in same order as logical cpu numbers. Hence the first
		 * entry is BSP, and so on.
		 */
		cpu = 0;

1499 1500 1501
	if (apicid > max_physical_apicid)
		max_physical_apicid = apicid;

1502 1503 1504 1505 1506 1507 1508
	/*
	 * Would be preferable to switch to bigsmp when CONFIG_HOTPLUG_CPU=y
	 * but we need to work other dependencies like SMP_SUSPEND etc
	 * before this can be done without some confusion.
	 * if (CPU_HOTPLUG_ENABLED || num_processors > 8)
	 *       - Ashok Raj <ashok.raj@intel.com>
	 */
1509
	if (max_physical_apicid >= 8) {
1510 1511 1512 1513 1514 1515 1516 1517 1518 1519 1520 1521 1522
		switch (boot_cpu_data.x86_vendor) {
		case X86_VENDOR_INTEL:
			if (!APIC_XAPIC(version)) {
				def_to_bigsmp = 0;
				break;
			}
			/* If P4 and above fall through */
		case X86_VENDOR_AMD:
			def_to_bigsmp = 1;
		}
	}
#ifdef CONFIG_SMP
	/* are we being called early in kernel startup? */
1523 1524 1525
	if (early_per_cpu_ptr(x86_cpu_to_apicid)) {
		u16 *cpu_to_apicid = early_per_cpu_ptr(x86_cpu_to_apicid);
		u16 *bios_cpu_apicid = early_per_cpu_ptr(x86_bios_cpu_apicid);
1526 1527 1528 1529 1530 1531 1532 1533 1534 1535 1536 1537

		cpu_to_apicid[cpu] = apicid;
		bios_cpu_apicid[cpu] = apicid;
	} else {
		per_cpu(x86_cpu_to_apicid, cpu) = apicid;
		per_cpu(x86_bios_cpu_apicid, cpu) = apicid;
	}
#endif
	cpu_set(cpu, cpu_possible_map);
	cpu_set(cpu, cpu_present_map);
}

1538 1539 1540 1541 1542 1543 1544 1545 1546 1547 1548 1549 1550 1551 1552 1553 1554 1555 1556 1557 1558 1559 1560 1561 1562 1563 1564 1565 1566 1567 1568 1569 1570 1571 1572 1573 1574 1575 1576 1577 1578 1579 1580 1581 1582 1583 1584 1585 1586
/*
 * Power management
 */
#ifdef CONFIG_PM

static struct {
	int active;
	/* r/w apic fields */
	unsigned int apic_id;
	unsigned int apic_taskpri;
	unsigned int apic_ldr;
	unsigned int apic_dfr;
	unsigned int apic_spiv;
	unsigned int apic_lvtt;
	unsigned int apic_lvtpc;
	unsigned int apic_lvt0;
	unsigned int apic_lvt1;
	unsigned int apic_lvterr;
	unsigned int apic_tmict;
	unsigned int apic_tdcr;
	unsigned int apic_thmr;
} apic_pm_state;

static int lapic_suspend(struct sys_device *dev, pm_message_t state)
{
	unsigned long flags;
	int maxlvt;

	if (!apic_pm_state.active)
		return 0;

	maxlvt = lapic_get_maxlvt();

	apic_pm_state.apic_id = apic_read(APIC_ID);
	apic_pm_state.apic_taskpri = apic_read(APIC_TASKPRI);
	apic_pm_state.apic_ldr = apic_read(APIC_LDR);
	apic_pm_state.apic_dfr = apic_read(APIC_DFR);
	apic_pm_state.apic_spiv = apic_read(APIC_SPIV);
	apic_pm_state.apic_lvtt = apic_read(APIC_LVTT);
	if (maxlvt >= 4)
		apic_pm_state.apic_lvtpc = apic_read(APIC_LVTPC);
	apic_pm_state.apic_lvt0 = apic_read(APIC_LVT0);
	apic_pm_state.apic_lvt1 = apic_read(APIC_LVT1);
	apic_pm_state.apic_lvterr = apic_read(APIC_LVTERR);
	apic_pm_state.apic_tmict = apic_read(APIC_TMICT);
	apic_pm_state.apic_tdcr = apic_read(APIC_TDCR);
#ifdef CONFIG_X86_MCE_P4THERMAL
	if (maxlvt >= 5)
		apic_pm_state.apic_thmr = apic_read(APIC_LVTTHMR);
L
Linus Torvalds 已提交
1587
#endif
1588

1589 1590 1591
	local_irq_save(flags);
	disable_local_APIC();
	local_irq_restore(flags);
1592
	return 0;
L
Linus Torvalds 已提交
1593
}
1594

1595
static int lapic_resume(struct sys_device *dev)
1596
{
1597 1598 1599 1600 1601 1602 1603 1604 1605 1606 1607 1608 1609 1610 1611 1612 1613 1614 1615 1616 1617 1618 1619 1620 1621 1622 1623 1624 1625 1626 1627 1628 1629 1630 1631 1632 1633 1634 1635 1636 1637 1638 1639 1640 1641
	unsigned int l, h;
	unsigned long flags;
	int maxlvt;

	if (!apic_pm_state.active)
		return 0;

	maxlvt = lapic_get_maxlvt();

	local_irq_save(flags);

	/*
	 * Make sure the APICBASE points to the right address
	 *
	 * FIXME! This will be wrong if we ever support suspend on
	 * SMP! We'll need to do this as part of the CPU restore!
	 */
	rdmsr(MSR_IA32_APICBASE, l, h);
	l &= ~MSR_IA32_APICBASE_BASE;
	l |= MSR_IA32_APICBASE_ENABLE | mp_lapic_addr;
	wrmsr(MSR_IA32_APICBASE, l, h);

	apic_write(APIC_LVTERR, ERROR_APIC_VECTOR | APIC_LVT_MASKED);
	apic_write(APIC_ID, apic_pm_state.apic_id);
	apic_write(APIC_DFR, apic_pm_state.apic_dfr);
	apic_write(APIC_LDR, apic_pm_state.apic_ldr);
	apic_write(APIC_TASKPRI, apic_pm_state.apic_taskpri);
	apic_write(APIC_SPIV, apic_pm_state.apic_spiv);
	apic_write(APIC_LVT0, apic_pm_state.apic_lvt0);
	apic_write(APIC_LVT1, apic_pm_state.apic_lvt1);
#ifdef CONFIG_X86_MCE_P4THERMAL
	if (maxlvt >= 5)
		apic_write(APIC_LVTTHMR, apic_pm_state.apic_thmr);
#endif
	if (maxlvt >= 4)
		apic_write(APIC_LVTPC, apic_pm_state.apic_lvtpc);
	apic_write(APIC_LVTT, apic_pm_state.apic_lvtt);
	apic_write(APIC_TDCR, apic_pm_state.apic_tdcr);
	apic_write(APIC_TMICT, apic_pm_state.apic_tmict);
	apic_write(APIC_ESR, 0);
	apic_read(APIC_ESR);
	apic_write(APIC_LVTERR, apic_pm_state.apic_lvterr);
	apic_write(APIC_ESR, 0);
	apic_read(APIC_ESR);
	local_irq_restore(flags);
1642 1643 1644
	return 0;
}

1645 1646 1647 1648 1649 1650
/*
 * This device has no shutdown method - fully functioning local APICs
 * are needed on every CPU up until machine_halt/restart/poweroff.
 */

static struct sysdev_class lapic_sysclass = {
1651
	.name		= "lapic",
1652 1653 1654 1655 1656 1657 1658 1659 1660 1661
	.resume		= lapic_resume,
	.suspend	= lapic_suspend,
};

static struct sys_device device_lapic = {
	.id	= 0,
	.cls	= &lapic_sysclass,
};

static void __devinit apic_pm_activate(void)
1662
{
1663
	apic_pm_state.active = 1;
1664 1665
}

1666 1667 1668 1669 1670 1671 1672 1673 1674 1675 1676 1677 1678 1679 1680 1681 1682 1683 1684 1685
static int __init init_lapic_sysfs(void)
{
	int error;

	if (!cpu_has_apic)
		return 0;
	/* XXX: remove suspend/resume procs if !apic_pm_state.active? */

	error = sysdev_class_register(&lapic_sysclass);
	if (!error)
		error = sysdev_register(&device_lapic);
	return error;
}
device_initcall(init_lapic_sysfs);

#else	/* CONFIG_PM */

static void apic_pm_activate(void) { }

#endif	/* CONFIG_PM */
1686 1687 1688 1689 1690 1691

/*
 * APIC command line parameters
 */
static int __init parse_lapic(char *arg)
{
Y
Yinghai Lu 已提交
1692
	force_enable_local_apic = 1;
1693 1694 1695 1696 1697 1698
	return 0;
}
early_param("lapic", parse_lapic);

static int __init parse_nolapic(char *arg)
{
Y
Yinghai Lu 已提交
1699
	disable_apic = 1;
1700
	clear_cpu_cap(&boot_cpu_data, X86_FEATURE_APIC);
1701 1702 1703 1704 1705 1706 1707 1708 1709 1710 1711 1712 1713 1714 1715 1716 1717 1718 1719 1720 1721 1722 1723 1724 1725 1726 1727 1728
	return 0;
}
early_param("nolapic", parse_nolapic);

static int __init parse_disable_lapic_timer(char *arg)
{
	local_apic_timer_disabled = 1;
	return 0;
}
early_param("nolapic_timer", parse_disable_lapic_timer);

static int __init parse_lapic_timer_c2_ok(char *arg)
{
	local_apic_timer_c2_ok = 1;
	return 0;
}
early_param("lapic_timer_c2_ok", parse_lapic_timer_c2_ok);

static int __init apic_set_verbosity(char *str)
{
	if (strcmp("debug", str) == 0)
		apic_verbosity = APIC_DEBUG;
	else if (strcmp("verbose", str) == 0)
		apic_verbosity = APIC_VERBOSE;
	return 1;
}
__setup("apic=", apic_set_verbosity);

1729 1730 1731 1732 1733 1734 1735 1736 1737 1738 1739 1740 1741 1742 1743 1744 1745 1746
static int __init lapic_insert_resource(void)
{
	if (!apic_phys)
		return -1;

	/* Put local APIC into the resource map. */
	lapic_resource.start = apic_phys;
	lapic_resource.end = lapic_resource.start + PAGE_SIZE - 1;
	insert_resource(&iomem_resource, &lapic_resource);

	return 0;
}

/*
 * need call insert after e820_reserve_resources()
 * that is using request_resource
 */
late_initcall(lapic_insert_resource);