acx.h 32.2 KB
Newer Older
1 2 3 4
/*
 * This file is part of wl1271
 *
 * Copyright (C) 1998-2009 Texas Instruments. All rights reserved.
5
 * Copyright (C) 2008-2010 Nokia Corporation
6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
 *
 * Contact: Luciano Coelho <luciano.coelho@nokia.com>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License
 * version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful, but
 * WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA
 * 02110-1301 USA
 *
 */

25 26
#ifndef __ACX_H__
#define __ACX_H__
27

28 29
#include "wl12xx.h"
#include "cmd.h"
30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

/*************************************************************************

    Host Interrupt Register (WiLink -> Host)

**************************************************************************/
/* HW Initiated interrupt Watchdog timer expiration */
#define WL1271_ACX_INTR_WATCHDOG           BIT(0)
/* Init sequence is done (masked interrupt, detection through polling only ) */
#define WL1271_ACX_INTR_INIT_COMPLETE      BIT(1)
/* Event was entered to Event MBOX #A*/
#define WL1271_ACX_INTR_EVENT_A            BIT(2)
/* Event was entered to Event MBOX #B*/
#define WL1271_ACX_INTR_EVENT_B            BIT(3)
/* Command processing completion*/
#define WL1271_ACX_INTR_CMD_COMPLETE       BIT(4)
/* Signaling the host on HW wakeup */
#define WL1271_ACX_INTR_HW_AVAILABLE       BIT(5)
/* The MISC bit is used for aggregation of RX, TxComplete and TX rate update */
#define WL1271_ACX_INTR_DATA               BIT(6)
50
/* Trace message on MBOX #A */
51
#define WL1271_ACX_INTR_TRACE_A            BIT(7)
52
/* Trace message on MBOX #B */
53 54 55 56 57 58 59 60 61 62 63
#define WL1271_ACX_INTR_TRACE_B            BIT(8)

#define WL1271_ACX_INTR_ALL		   0xFFFFFFFF
#define WL1271_ACX_ALL_EVENTS_VECTOR       (WL1271_ACX_INTR_WATCHDOG      | \
					    WL1271_ACX_INTR_INIT_COMPLETE | \
					    WL1271_ACX_INTR_EVENT_A       | \
					    WL1271_ACX_INTR_EVENT_B       | \
					    WL1271_ACX_INTR_CMD_COMPLETE  | \
					    WL1271_ACX_INTR_HW_AVAILABLE  | \
					    WL1271_ACX_INTR_DATA)

64 65
#define WL1271_INTR_MASK                   (WL1271_ACX_INTR_WATCHDOG     | \
					    WL1271_ACX_INTR_EVENT_A      | \
66 67
					    WL1271_ACX_INTR_EVENT_B      | \
					    WL1271_ACX_INTR_HW_AVAILABLE | \
68 69 70 71 72 73 74
					    WL1271_ACX_INTR_DATA)

/* Target's information element */
struct acx_header {
	struct wl1271_cmd_header cmd;

	/* acx (or information element) header */
75
	__le16 id;
76 77

	/* payload length (not including headers */
78
	__le16 len;
79
} __packed;
80 81 82 83 84 85 86

struct acx_error_counter {
	struct acx_header header;

	/* The number of PLCP errors since the last time this */
	/* information element was interrogated. This field is */
	/* automatically cleared when it is interrogated.*/
87
	__le32 PLCP_error;
88 89 90 91

	/* The number of FCS errors since the last time this */
	/* information element was interrogated. This field is */
	/* automatically cleared when it is interrogated.*/
92
	__le32 FCS_error;
93 94 95 96

	/* The number of MPDUs without PLCP header errors received*/
	/* since the last time this information element was interrogated. */
	/* This field is automatically cleared when it is interrogated.*/
97
	__le32 valid_frame;
98 99 100

	/* the number of missed sequence numbers in the squentially */
	/* values of frames seq numbers */
101
	__le32 seq_num_miss;
102
} __packed;
103

104 105 106 107 108 109 110 111 112 113 114
enum wl12xx_role {
	WL1271_ROLE_STA = 0,
	WL1271_ROLE_IBSS,
	WL1271_ROLE_AP,
	WL1271_ROLE_DEVICE,
	WL1271_ROLE_P2P_CL,
	WL1271_ROLE_P2P_GO,

	WL12XX_INVALID_ROLE_TYPE = 0xff
};

115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134
enum wl1271_psm_mode {
	/* Active mode */
	WL1271_PSM_CAM = 0,

	/* Power save mode */
	WL1271_PSM_PS = 1,

	/* Extreme low power */
	WL1271_PSM_ELP = 2,
};

struct acx_sleep_auth {
	struct acx_header header;

	/* The sleep level authorization of the device. */
	/* 0 - Always active*/
	/* 1 - Power down mode: light / fast sleep*/
	/* 2 - ELP mode: Deep / Max sleep*/
	u8  sleep_auth;
	u8  padding[3];
135
} __packed;
136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170

enum {
	HOSTIF_PCI_MASTER_HOST_INDIRECT,
	HOSTIF_PCI_MASTER_HOST_DIRECT,
	HOSTIF_SLAVE,
	HOSTIF_PKT_RING,
	HOSTIF_DONTCARE = 0xFF
};

#define DEFAULT_UCAST_PRIORITY          0
#define DEFAULT_RX_Q_PRIORITY           0
#define DEFAULT_RXQ_PRIORITY            0 /* low 0 .. 15 high  */
#define DEFAULT_RXQ_TYPE                0x07    /* All frames, Data/Ctrl/Mgmt */
#define TRACE_BUFFER_MAX_SIZE           256

#define  DP_RX_PACKET_RING_CHUNK_SIZE 1600
#define  DP_TX_PACKET_RING_CHUNK_SIZE 1600
#define  DP_RX_PACKET_RING_CHUNK_NUM 2
#define  DP_TX_PACKET_RING_CHUNK_NUM 2
#define  DP_TX_COMPLETE_TIME_OUT 20

#define TX_MSDU_LIFETIME_MIN       0
#define TX_MSDU_LIFETIME_MAX       3000
#define TX_MSDU_LIFETIME_DEF       512
#define RX_MSDU_LIFETIME_MIN       0
#define RX_MSDU_LIFETIME_MAX       0xFFFFFFFF
#define RX_MSDU_LIFETIME_DEF       512000

struct acx_rx_msdu_lifetime {
	struct acx_header header;

	/*
	 * The maximum amount of time, in TU, before the
	 * firmware discards the MSDU.
	 */
171
	__le32 lifetime;
172
} __packed;
173 174 175 176

struct acx_packet_detection {
	struct acx_header header;

177
	__le32 threshold;
178
} __packed;
179 180 181 182 183 184 185 186 187 188 189 190 191 192


enum acx_slot_type {
	SLOT_TIME_LONG = 0,
	SLOT_TIME_SHORT = 1,
	DEFAULT_SLOT_TIME = SLOT_TIME_SHORT,
	MAX_SLOT_TIMES = 0xFF
};

#define STATION_WONE_INDEX 0

struct acx_slot {
	struct acx_header header;

193
	u8 role_id;
194 195
	u8 wone_index; /* Reserved */
	u8 slot_time;
196
	u8 reserved[5];
197
} __packed;
198 199


200 201
#define ACX_MC_ADDRESS_GROUP_MAX	(8)
#define ADDRESS_GROUP_MAX_LEN	        (ETH_ALEN * ACX_MC_ADDRESS_GROUP_MAX)
202 203 204 205

struct acx_dot11_grp_addr_tbl {
	struct acx_header header;

206
	u8 role_id;
207 208
	u8 enabled;
	u8 num_groups;
209
	u8 pad[1];
210
	u8 mac_table[ADDRESS_GROUP_MAX_LEN];
211
} __packed;
212 213 214 215

struct acx_rx_timeout {
	struct acx_header header;

216 217
	u8 role_id;
	u8 reserved;
218 219
	__le16 ps_poll_timeout;
	__le16 upsd_timeout;
220
	u8 padding[2];
221
} __packed;
222 223 224 225

struct acx_rts_threshold {
	struct acx_header header;

226 227
	u8 role_id;
	u8 reserved;
228
	__le16 threshold;
229
} __packed;
230 231 232 233

struct acx_beacon_filter_option {
	struct acx_header header;

234
	u8 role_id;
235 236 237 238 239 240 241 242 243
	u8 enable;
	/*
	 * The number of beacons without the unicast TIM
	 * bit set that the firmware buffers before
	 * signaling the host about ready frames.
	 * When set to 0 and the filter is enabled, beacons
	 * without the unicast TIM bit set are dropped.
	 */
	u8 max_num_beacons;
244
	u8 pad[1];
245
} __packed;
246 247 248 249 250

/*
 * ACXBeaconFilterEntry (not 221)
 * Byte Offset     Size (Bytes)    Definition
 * ===========     ============    ==========
251
 * 0               1               IE identifier
252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282
 * 1               1               Treatment bit mask
 *
 * ACXBeaconFilterEntry (221)
 * Byte Offset     Size (Bytes)    Definition
 * ===========     ============    ==========
 * 0               1               IE identifier
 * 1               1               Treatment bit mask
 * 2               3               OUI
 * 5               1               Type
 * 6               2               Version
 *
 *
 * Treatment bit mask - The information element handling:
 * bit 0 - The information element is compared and transferred
 * in case of change.
 * bit 1 - The information element is transferred to the host
 * with each appearance or disappearance.
 * Note that both bits can be set at the same time.
 */
#define	BEACON_FILTER_TABLE_MAX_IE_NUM		       (32)
#define BEACON_FILTER_TABLE_MAX_VENDOR_SPECIFIC_IE_NUM (6)
#define BEACON_FILTER_TABLE_IE_ENTRY_SIZE	       (2)
#define BEACON_FILTER_TABLE_EXTRA_VENDOR_SPECIFIC_IE_SIZE (6)
#define BEACON_FILTER_TABLE_MAX_SIZE ((BEACON_FILTER_TABLE_MAX_IE_NUM * \
			    BEACON_FILTER_TABLE_IE_ENTRY_SIZE) + \
			   (BEACON_FILTER_TABLE_MAX_VENDOR_SPECIFIC_IE_NUM * \
			    BEACON_FILTER_TABLE_EXTRA_VENDOR_SPECIFIC_IE_SIZE))

struct acx_beacon_filter_ie_table {
	struct acx_header header;

283
	u8 role_id;
284
	u8 num_ie;
285
	u8 pad[2];
286
	u8 table[BEACON_FILTER_TABLE_MAX_SIZE];
287
} __packed;
288

289 290 291
struct acx_conn_monit_params {
       struct acx_header header;

292 293
	   u8 role_id;
	   u8 padding[3];
294 295
       __le32 synch_fail_thold; /* number of beacons missed */
       __le32 bss_lose_timeout; /* number of TU's from synch fail */
296
} __packed;
297

298 299 300 301 302
struct acx_bt_wlan_coex {
	struct acx_header header;

	u8 enable;
	u8 pad[3];
303
} __packed;
304

305
struct acx_sta_bt_wlan_coex_param {
306 307
	struct acx_header header;

308
	__le32 params[CONF_SG_STA_PARAMS_MAX];
309
	u8 param_idx;
310
	u8 padding[3];
311
} __packed;
312

313 314 315 316 317 318 319 320 321
struct acx_ap_bt_wlan_coex_param {
	struct acx_header header;

	__le32 params[CONF_SG_AP_PARAMS_MAX];
	u8 param_idx;
	u8 padding[3];
} __packed;


322
struct acx_dco_itrim_params {
323 324
	struct acx_header header;

325
	u8 enable;
326
	u8 padding[3];
327
	__le32 timeout;
328
} __packed;
329 330 331 332 333

struct acx_energy_detection {
	struct acx_header header;

	/* The RX Clear Channel Assessment threshold in the PHY */
334
	__le16 rx_cca_threshold;
335 336
	u8 tx_energy_detection;
	u8 pad;
337
} __packed;
338 339 340 341

struct acx_beacon_broadcast {
	struct acx_header header;

342
	u8 role_id;
343 344 345
	/* Enables receiving of broadcast packets in PS mode */
	u8 rx_broadcast_in_ps;

346 347 348
	__le16 beacon_rx_timeout;
	__le16 broadcast_timeout;

349 350
	/* Consecutive PS Poll failures before updating the host */
	u8 ps_poll_threshold;
351
	u8 pad[1];
352
} __packed;
353 354 355 356

struct acx_event_mask {
	struct acx_header header;

357 358
	__le32 event_mask;
	__le32 high_event_mask; /* Unused */
359
} __packed;
360 361 362 363 364 365

#define SCAN_PASSIVE		BIT(0)
#define SCAN_5GHZ_BAND		BIT(1)
#define SCAN_TRIGGERED		BIT(2)
#define SCAN_PRIORITY_HIGH	BIT(3)

366 367 368 369
/* When set, disable HW encryption */
#define DF_ENCRYPTION_DISABLE      0x01
#define DF_SNIFF_MODE_ENABLE       0x80

370 371 372
struct acx_feature_config {
	struct acx_header header;

373 374
	u8 role_id;
	u8 padding[3];
375 376
	__le32 options;
	__le32 data_flow_options;
377
} __packed;
378 379 380 381

struct acx_current_tx_power {
	struct acx_header header;

382
	u8  role_id;
383
	u8  current_tx_power;
384
	u8  padding[2];
385
} __packed;
386 387 388 389

struct acx_wake_up_condition {
	struct acx_header header;

390
	u8 role_id;
391 392
	u8 wake_up_event; /* Only one bit can be set */
	u8 listen_interval;
393
	u8 pad[1];
394
} __packed;
395 396 397 398 399 400 401

struct acx_aid {
	struct acx_header header;

	/*
	 * To be set when associated with an AP.
	 */
402 403
	u8 role_id;
	u8 reserved;
404
	__le16 aid;
405
} __packed;
406 407 408 409 410 411 412 413 414 415 416 417 418

enum acx_preamble_type {
	ACX_PREAMBLE_LONG = 0,
	ACX_PREAMBLE_SHORT = 1
};

struct acx_preamble {
	struct acx_header header;

	/*
	 * When set, the WiLink transmits the frames with a short preamble and
	 * when cleared, the WiLink transmits the frames with a long preamble.
	 */
419
	u8 role_id;
420
	u8 preamble;
421
	u8 padding[2];
422
} __packed;
423 424 425 426 427 428 429 430

enum acx_ctsprotect_type {
	CTSPROTECT_DISABLE = 0,
	CTSPROTECT_ENABLE = 1
};

struct acx_ctsprotect {
	struct acx_header header;
431
	u8 role_id;
432
	u8 ctsprotect;
433
	u8 padding[2];
434
} __packed;
435 436

struct acx_tx_statistics {
437
	__le32 internal_desc_overflow;
438
}  __packed;
439 440

struct acx_rx_statistics {
441 442 443 444 445 446 447 448
	__le32 out_of_mem;
	__le32 hdr_overflow;
	__le32 hw_stuck;
	__le32 dropped;
	__le32 fcs_err;
	__le32 xfr_hint_trig;
	__le32 path_reset;
	__le32 reset_counter;
449
} __packed;
450 451

struct acx_dma_statistics {
452 453 454 455
	__le32 rx_requested;
	__le32 rx_errors;
	__le32 tx_requested;
	__le32 tx_errors;
456
}  __packed;
457 458 459

struct acx_isr_statistics {
	/* host command complete */
460
	__le32 cmd_cmplt;
461 462

	/* fiqisr() */
463
	__le32 fiqs;
464 465

	/* (INT_STS_ND & INT_TRIG_RX_HEADER) */
466
	__le32 rx_headers;
467 468

	/* (INT_STS_ND & INT_TRIG_RX_CMPLT) */
469
	__le32 rx_completes;
470 471

	/* (INT_STS_ND & INT_TRIG_NO_RX_BUF) */
472
	__le32 rx_mem_overflow;
473 474

	/* (INT_STS_ND & INT_TRIG_S_RX_RDY) */
475
	__le32 rx_rdys;
476 477

	/* irqisr() */
478
	__le32 irqs;
479 480

	/* (INT_STS_ND & INT_TRIG_TX_PROC) */
481
	__le32 tx_procs;
482 483

	/* (INT_STS_ND & INT_TRIG_DECRYPT_DONE) */
484
	__le32 decrypt_done;
485 486

	/* (INT_STS_ND & INT_TRIG_DMA0) */
487
	__le32 dma0_done;
488 489

	/* (INT_STS_ND & INT_TRIG_DMA1) */
490
	__le32 dma1_done;
491 492

	/* (INT_STS_ND & INT_TRIG_TX_EXC_CMPLT) */
493
	__le32 tx_exch_complete;
494 495

	/* (INT_STS_ND & INT_TRIG_COMMAND) */
496
	__le32 commands;
497 498

	/* (INT_STS_ND & INT_TRIG_RX_PROC) */
499
	__le32 rx_procs;
500 501

	/* (INT_STS_ND & INT_TRIG_PM_802) */
502
	__le32 hw_pm_mode_changes;
503 504

	/* (INT_STS_ND & INT_TRIG_ACKNOWLEDGE) */
505
	__le32 host_acknowledges;
506 507

	/* (INT_STS_ND & INT_TRIG_PM_PCI) */
508
	__le32 pci_pm;
509 510

	/* (INT_STS_ND & INT_TRIG_ACM_WAKEUP) */
511
	__le32 wakeups;
512 513

	/* (INT_STS_ND & INT_TRIG_LOW_RSSI) */
514
	__le32 low_rssi;
515
} __packed;
516 517 518

struct acx_wep_statistics {
	/* WEP address keys configured */
519
	__le32 addr_key_count;
520 521

	/* default keys configured */
522
	__le32 default_key_count;
523

524
	__le32 reserved;
525 526

	/* number of times that WEP key not found on lookup */
527
	__le32 key_not_found;
528 529

	/* number of times that WEP key decryption failed */
530
	__le32 decrypt_fail;
531 532

	/* WEP packets decrypted */
533
	__le32 packets;
534 535

	/* WEP decrypt interrupts */
536
	__le32 interrupt;
537
} __packed;
538 539 540 541 542

#define ACX_MISSED_BEACONS_SPREAD 10

struct acx_pwr_statistics {
	/* the amount of enters into power save mode (both PD & ELP) */
543
	__le32 ps_enter;
544 545

	/* the amount of enters into ELP mode */
546
	__le32 elp_enter;
547 548

	/* the amount of missing beacon interrupts to the host */
549
	__le32 missing_bcns;
550 551

	/* the amount of wake on host-access times */
552
	__le32 wake_on_host;
553 554

	/* the amount of wake on timer-expire */
555
	__le32 wake_on_timer_exp;
556 557

	/* the number of packets that were transmitted with PS bit set */
558
	__le32 tx_with_ps;
559 560

	/* the number of packets that were transmitted with PS bit clear */
561
	__le32 tx_without_ps;
562 563

	/* the number of received beacons */
564
	__le32 rcvd_beacons;
565 566

	/* the number of entering into PowerOn (power save off) */
567
	__le32 power_save_off;
568 569

	/* the number of entries into power save mode */
570
	__le16 enable_ps;
571 572 573 574 575

	/*
	 * the number of exits from power save, not including failed PS
	 * transitions
	 */
576
	__le16 disable_ps;
577 578 579 580 581

	/*
	 * the number of times the TSF counter was adjusted because
	 * of drift
	 */
582
	__le32 fix_tsf_ps;
583 584 585 586 587 588 589 590 591 592

	/* Gives statistics about the spread continuous missed beacons.
	 * The 16 LSB are dedicated for the PS mode.
	 * The 16 MSB are dedicated for the PS mode.
	 * cont_miss_bcns_spread[0] - single missed beacon.
	 * cont_miss_bcns_spread[1] - two continuous missed beacons.
	 * cont_miss_bcns_spread[2] - three continuous missed beacons.
	 * ...
	 * cont_miss_bcns_spread[9] - ten and more continuous missed beacons.
	*/
593
	__le32 cont_miss_bcns_spread[ACX_MISSED_BEACONS_SPREAD];
594 595

	/* the number of beacons in awake mode */
596
	__le32 rcvd_awake_beacons;
597
} __packed;
598 599

struct acx_mic_statistics {
600 601
	__le32 rx_pkts;
	__le32 calc_failure;
602
} __packed;
603 604

struct acx_aes_statistics {
605 606 607 608 609 610
	__le32 encrypt_fail;
	__le32 decrypt_fail;
	__le32 encrypt_packets;
	__le32 decrypt_packets;
	__le32 encrypt_interrupt;
	__le32 decrypt_interrupt;
611
} __packed;
612 613

struct acx_event_statistics {
614 615 616 617 618 619 620 621
	__le32 heart_beat;
	__le32 calibration;
	__le32 rx_mismatch;
	__le32 rx_mem_empty;
	__le32 rx_pool;
	__le32 oom_late;
	__le32 phy_transmit_error;
	__le32 tx_stuck;
622
} __packed;
623 624

struct acx_ps_statistics {
625 626 627 628 629 630 631
	__le32 pspoll_timeouts;
	__le32 upsd_timeouts;
	__le32 upsd_max_sptime;
	__le32 upsd_max_apturn;
	__le32 pspoll_max_apturn;
	__le32 pspoll_utilization;
	__le32 upsd_utilization;
632
} __packed;
633 634

struct acx_rxpipe_statistics {
635 636 637 638 639
	__le32 rx_prep_beacon_drop;
	__le32 descr_host_int_trig_rx_data;
	__le32 beacon_buffer_thres_host_int_trig_rx_data;
	__le32 missed_beacon_host_int_trig_rx_data;
	__le32 tx_xfr_host_int_trig_rx_data;
640
} __packed;
641 642 643 644 645 646 647 648 649 650 651 652 653 654 655

struct acx_statistics {
	struct acx_header header;

	struct acx_tx_statistics tx;
	struct acx_rx_statistics rx;
	struct acx_dma_statistics dma;
	struct acx_isr_statistics isr;
	struct acx_wep_statistics wep;
	struct acx_pwr_statistics pwr;
	struct acx_aes_statistics aes;
	struct acx_mic_statistics mic;
	struct acx_event_statistics event;
	struct acx_ps_statistics ps;
	struct acx_rxpipe_statistics rxpipe;
656
} __packed;
657 658

struct acx_rate_class {
659
	__le32 enabled_rates;
660 661 662 663 664 665
	u8 short_retry_limit;
	u8 long_retry_limit;
	u8 aflags;
	u8 reserved;
};

666 667
#define ACX_TX_BASIC_RATE      0
#define ACX_TX_AP_FULL_RATE    1
668 669
#define ACX_TX_AP_MODE_MGMT_RATE 4
#define ACX_TX_AP_MODE_BCST_RATE 5
670
struct acx_rate_policy {
671 672 673 674 675 676
	struct acx_header header;

	__le32 rate_policy_idx;
	struct acx_rate_class rate_policy;
} __packed;

677 678
struct acx_ac_cfg {
	struct acx_header header;
679
	u8 role_id;
680
	u8 ac;
681
	u8 aifsn;
682
	u8 cw_min;
683 684
	__le16 cw_max;
	__le16 tx_op_limit;
685
} __packed;
686 687 688

struct acx_tid_config {
	struct acx_header header;
689
	u8 role_id;
690 691 692 693 694
	u8 queue_id;
	u8 channel_type;
	u8 tsid;
	u8 ps_scheme;
	u8 ack_policy;
695
	u8 padding[2];
696
	__le32 apsd_conf[2];
697
} __packed;
698 699 700

struct acx_frag_threshold {
	struct acx_header header;
701
	__le16 frag_threshold;
702
	u8 padding[2];
703
} __packed;
704 705 706

struct acx_tx_config_options {
	struct acx_header header;
707 708
	__le16 tx_compl_timeout;     /* msec */
	__le16 tx_compl_threshold;   /* number of packets */
709
} __packed;
710

711
struct wl12xx_acx_config_memory {
712 713 714 715 716 717 718 719 720 721 722
	struct acx_header header;

	u8 rx_mem_block_num;
	u8 tx_min_mem_block_num;
	u8 num_stations;
	u8 num_ssid_profiles;
	__le32 total_tx_descriptors;
	u8 dyn_mem_enable;
	u8 tx_free_req;
	u8 rx_free_req;
	u8 tx_min;
723 724
	u8 fwlog_blocks;
	u8 padding[3];
725 726
} __packed;

727 728 729
struct wl1271_acx_mem_map {
	struct acx_header header;

730 731
	__le32 code_start;
	__le32 code_end;
732

733 734
	__le32 wep_defkey_start;
	__le32 wep_defkey_end;
735

736 737
	__le32 sta_table_start;
	__le32 sta_table_end;
738

739 740
	__le32 packet_template_start;
	__le32 packet_template_end;
741 742

	/* Address of the TX result interface (control block) */
743 744
	__le32 tx_result;
	__le32 tx_result_queue_start;
745

746 747
	__le32 queue_memory_start;
	__le32 queue_memory_end;
748

749 750
	__le32 packet_memory_pool_start;
	__le32 packet_memory_pool_end;
751

752 753
	__le32 debug_buffer1_start;
	__le32 debug_buffer1_end;
754

755 756
	__le32 debug_buffer2_start;
	__le32 debug_buffer2_end;
757 758

	/* Number of blocks FW allocated for TX packets */
759
	__le32 num_tx_mem_blocks;
760 761

	/* Number of blocks FW allocated for RX packets */
762
	__le32 num_rx_mem_blocks;
763 764 765 766

	/* the following 4 fields are valid in SLAVE mode only */
	u8 *tx_cbuf;
	u8 *rx_cbuf;
767 768
	__le32 rx_ctrl;
	__le32 tx_ctrl;
769
} __packed;
770 771 772 773

struct wl1271_acx_rx_config_opt {
	struct acx_header header;

774 775 776
	__le16 mblk_threshold;
	__le16 threshold;
	__le16 timeout;
777 778
	u8 queue_type;
	u8 reserved;
779
} __packed;
780

781 782 783 784

struct wl1271_acx_bet_enable {
	struct acx_header header;

785
	u8 role_id;
786 787
	u8 enable;
	u8 max_consecutive;
788
	u8 padding[1];
789
} __packed;
790

791 792 793
#define ACX_IPV4_VERSION 4
#define ACX_IPV6_VERSION 6
#define ACX_IPV4_ADDR_SIZE 4
794 795 796 797 798

/* bitmap of enabled arp_filter features */
#define ACX_ARP_FILTER_ARP_FILTERING	BIT(0)
#define ACX_ARP_FILTER_AUTO_ARP		BIT(1)

799 800
struct wl1271_acx_arp_filter {
	struct acx_header header;
801
	u8 role_id;
802
	u8 version;         /* ACX_IPV4_VERSION, ACX_IPV6_VERSION */
803
	u8 enable;          /* bitmap of enabled ARP filtering features */
804
	u8 padding[1];
805 806 807 808
	u8 address[16];     /* The configured device IP address - all ARP
			       requests directed to this IP address will pass
			       through. For IPv4, the first four bytes are
			       used. */
809
} __packed;
810

811 812 813 814 815 816
struct wl1271_acx_pm_config {
	struct acx_header header;

	__le32 host_clk_settling_time;
	u8 host_fast_wakeup_support;
	u8 padding[3];
817
} __packed;
818

819 820 821
struct wl1271_acx_keep_alive_mode {
	struct acx_header header;

822
	u8 role_id;
823
	u8 enabled;
824
	u8 padding[2];
825
} __packed;
826 827 828 829 830 831 832 833 834 835 836 837 838 839

enum {
	ACX_KEEP_ALIVE_NO_TX = 0,
	ACX_KEEP_ALIVE_PERIOD_ONLY
};

enum {
	ACX_KEEP_ALIVE_TPL_INVALID = 0,
	ACX_KEEP_ALIVE_TPL_VALID
};

struct wl1271_acx_keep_alive_config {
	struct acx_header header;

840
	u8 role_id;
841 842 843
	u8 index;
	u8 tpl_validation;
	u8 trigger;
844
	__le32 period;
845
} __packed;
846

847 848 849 850 851 852 853 854 855 856
#define HOST_IF_CFG_RX_FIFO_ENABLE     BIT(0)
#define HOST_IF_CFG_TX_EXTRA_BLKS_SWAP BIT(1)
#define HOST_IF_CFG_TX_PAD_TO_SDIO_BLK BIT(3)

struct wl1271_acx_host_config_bitmap {
	struct acx_header header;

	__le32 host_cfg_bitmap;
} __packed;

857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887
enum {
	WL1271_ACX_TRIG_TYPE_LEVEL = 0,
	WL1271_ACX_TRIG_TYPE_EDGE,
};

enum {
	WL1271_ACX_TRIG_DIR_LOW = 0,
	WL1271_ACX_TRIG_DIR_HIGH,
	WL1271_ACX_TRIG_DIR_BIDIR,
};

enum {
	WL1271_ACX_TRIG_ENABLE = 1,
	WL1271_ACX_TRIG_DISABLE,
};

enum {
	WL1271_ACX_TRIG_METRIC_RSSI_BEACON = 0,
	WL1271_ACX_TRIG_METRIC_RSSI_DATA,
	WL1271_ACX_TRIG_METRIC_SNR_BEACON,
	WL1271_ACX_TRIG_METRIC_SNR_DATA,
};

enum {
	WL1271_ACX_TRIG_IDX_RSSI = 0,
	WL1271_ACX_TRIG_COUNT = 8,
};

struct wl1271_acx_rssi_snr_trigger {
	struct acx_header header;

888
	u8 role_id;
889 890 891
	u8 metric;
	u8 type;
	u8 dir;
892 893
	__le16 threshold;
	__le16 pacing; /* 0 - 60000 ms */
894 895 896
	u8 hysteresis;
	u8 index;
	u8 enable;
897
	u8 padding[1];
898 899 900 901 902
};

struct wl1271_acx_rssi_snr_avg_weights {
	struct acx_header header;

903 904
	u8 role_id;
	u8 padding[3];
905 906 907 908 909 910
	u8 rssi_beacon;
	u8 rssi_data;
	u8 snr_beacon;
	u8 snr_data;
};

911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933
/*
 * ACX_PEER_HT_CAP
 * Configure HT capabilities - declare the capabilities of the peer
 * we are connected to.
 */
struct wl1271_acx_ht_capabilities {
	struct acx_header header;

	/*
	 * bit 0 - Allow HT Operation
	 * bit 1 - Allow Greenfield format in TX
	 * bit 2 - Allow Short GI in TX
	 * bit 3 - Allow L-SIG TXOP Protection in TX
	 * bit 4 - Allow HT Control fields in TX.
	 *         Note, driver will still leave space for HT control in packets
	 *         regardless of the value of this field. FW will be responsible
	 *         to drop the HT field from any frame when this Bit set to 0.
	 * bit 5 - Allow RD initiation in TXOP. FW is allowed to initate RD.
	 *         Exact policy setting for this feature is TBD.
	 *         Note, this bit can only be set to 1 if bit 3 is set to 1.
	 */
	__le32 ht_capabilites;

934 935
	/* Indicates to which link these capabilities apply. */
	u8 hlid;
936 937 938 939 940 941 942 943 944

	/*
	 * This the maximum A-MPDU length supported by the AP. The FW may not
	 * exceed this length when sending A-MPDUs
	 */
	u8 ampdu_max_length;

	/* This is the minimal spacing required when sending A-MPDUs to the AP*/
	u8 ampdu_min_spacing;
945 946

	u8 padding;
947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964
} __packed;

/* HT Capabilites Fw Bit Mask Mapping */
#define WL1271_ACX_FW_CAP_HT_OPERATION                 BIT(0)
#define WL1271_ACX_FW_CAP_GREENFIELD_FRAME_FORMAT      BIT(1)
#define WL1271_ACX_FW_CAP_SHORT_GI_FOR_20MHZ_PACKETS   BIT(2)
#define WL1271_ACX_FW_CAP_LSIG_TXOP_PROTECTION         BIT(3)
#define WL1271_ACX_FW_CAP_HT_CONTROL_FIELDS            BIT(4)
#define WL1271_ACX_FW_CAP_RD_INITIATION                BIT(5)


/*
 * ACX_HT_BSS_OPERATION
 * Configure HT capabilities - AP rules for behavior in the BSS.
 */
struct wl1271_acx_ht_information {
	struct acx_header header;

965 966
	u8 role_id;

967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987
	/* Values: 0 - RIFS not allowed, 1 - RIFS allowed */
	u8 rifs_mode;

	/* Values: 0 - 3 like in spec */
	u8 ht_protection;

	/* Values: 0 - GF protection not required, 1 - GF protection required */
	u8 gf_protection;

	/*Values: 0 - TX Burst limit not required, 1 - TX Burst Limit required*/
	u8 ht_tx_burst_limit;

	/*
	 * Values: 0 - Dual CTS protection not required,
	 *         1 - Dual CTS Protection required
	 * Note: When this value is set to 1 FW will protect all TXOP with RTS
	 * frame and will not use CTS-to-self regardless of the value of the
	 * ACX_CTS_PROTECTION information element
	 */
	u8 dual_cts_protection;

988
	u8 padding[2];
989 990
} __packed;

991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024
#define RX_BA_WIN_SIZE 8

struct wl1271_acx_ba_session_policy {
	struct acx_header header;
	/*
	 * Specifies role Id, Range 0-7, 0xFF means ANY role.
	 * Future use. For now this field is irrelevant
	 */
	u8 role_id;
	/*
	 * Specifies Link Id, Range 0-31, 0xFF means ANY  Link Id.
	 * Not applicable if Role Id is set to ANY.
	 */
	u8 link_id;

	u8 tid;

	u8 enable;

	/* Windows size in number of packets */
	u16 win_size;

	/*
	 * As initiator inactivity timeout in time units(TU) of 1024us.
	 * As receiver reserved
	 */
	u16 inactivity_timeout;

	/* Initiator = 1/Receiver = 0 */
	u8 ba_direction;

	u8 padding[3];
} __packed;

1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043
struct wl1271_acx_ba_receiver_setup {
	struct acx_header header;

	/* Specifies Link Id, Range 0-31, 0xFF means ANY  Link Id */
	u8 link_id;

	u8 tid;

	u8 enable;

	u8 padding[1];

	/* Windows size in number of packets */
	u16 win_size;

	/* BA session starting sequence number.  RANGE 0-FFF */
	u16 ssn;
} __packed;

1044 1045 1046 1047 1048 1049 1050 1051 1052
struct wl1271_acx_fw_tsf_information {
	struct acx_header header;

	__le32 current_tsf_high;
	__le32 current_tsf_low;
	__le32 last_bttt_high;
	__le32 last_tbtt_low;
	u8 last_dtim_count;
	u8 padding[3];
1053
} __packed;
1054

1055 1056 1057
struct wl1271_acx_ps_rx_streaming {
	struct acx_header header;

1058
	u8 role_id;
1059 1060 1061 1062 1063 1064 1065 1066
	u8 tid;
	u8 enable;

	/* interval between triggers (10-100 msec) */
	u8 period;

	/* timeout before first trigger (0-200 msec) */
	u8 timeout;
1067
	u8 padding[3];
1068 1069
} __packed;

1070
struct wl1271_acx_ap_max_tx_retry {
1071 1072
	struct acx_header header;

1073 1074 1075
	u8 role_id;
	u8 padding_1;

1076 1077 1078 1079 1080 1081 1082
	/*
	 * the number of frames transmission failures before
	 * issuing the aging event.
	 */
	__le16 max_tx_retry;
} __packed;

1083 1084 1085 1086 1087 1088 1089 1090 1091
struct wl1271_acx_config_ps {
	struct acx_header header;

	u8 exit_retries;
	u8 enter_retries;
	u8 padding[2];
	__le32 null_data_rate;
} __packed;

1092 1093 1094 1095 1096 1097 1098
struct wl1271_acx_inconnection_sta {
	struct acx_header header;

	u8 addr[ETH_ALEN];
	u8 padding1[2];
} __packed;

1099 1100 1101 1102 1103 1104 1105
struct acx_ap_beacon_filter {
	struct acx_header header;

	u8 enable;
	u8 pad[3];
} __packed;

S
Shahar Levi 已提交
1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164
/*
 * ACX_FM_COEX_CFG
 * set the FM co-existence parameters.
 */
struct wl1271_acx_fm_coex {
	struct acx_header header;
	/* enable(1) / disable(0) the FM Coex feature */
	u8 enable;
	/*
	 * Swallow period used in COEX PLL swallowing mechanism.
	 * 0xFF = use FW default
	 */
	u8 swallow_period;
	/*
	 * The N divider used in COEX PLL swallowing mechanism for Fref of
	 * 38.4/19.2 Mhz. 0xFF = use FW default
	 */
	u8 n_divider_fref_set_1;
	/*
	 * The N divider used in COEX PLL swallowing mechanism for Fref of
	 * 26/52 Mhz. 0xFF = use FW default
	 */
	u8 n_divider_fref_set_2;
	/*
	 * The M divider used in COEX PLL swallowing mechanism for Fref of
	 * 38.4/19.2 Mhz. 0xFFFF = use FW default
	 */
	__le16 m_divider_fref_set_1;
	/*
	 * The M divider used in COEX PLL swallowing mechanism for Fref of
	 * 26/52 Mhz. 0xFFFF = use FW default
	 */
	__le16 m_divider_fref_set_2;
	/*
	 * The time duration in uSec required for COEX PLL to stabilize.
	 * 0xFFFFFFFF = use FW default
	 */
	__le32 coex_pll_stabilization_time;
	/*
	 * The time duration in uSec required for LDO to stabilize.
	 * 0xFFFFFFFF = use FW default
	 */
	__le16 ldo_stabilization_time;
	/*
	 * The disturbed frequency band margin around the disturbed frequency
	 * center (single sided).
	 * For example, if 2 is configured, the following channels will be
	 * considered disturbed channel:
	 *   80 +- 0.1 MHz, 91 +- 0.1 MHz, 98 +- 0.1 MHz, 102 +- 0.1 MH
	 * 0xFF = use FW default
	 */
	u8 fm_disturbed_band_margin;
	/*
	 * The swallow clock difference of the swallowing mechanism.
	 * 0xFF = use FW default
	 */
	u8 swallow_clk_diff;
} __packed;

1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179
enum {
	ACX_WAKE_UP_CONDITIONS      = 0x0002,
	ACX_MEM_CFG                 = 0x0003,
	ACX_SLOT                    = 0x0004,
	ACX_AC_CFG                  = 0x0007,
	ACX_MEM_MAP                 = 0x0008,
	ACX_AID                     = 0x000A,
	ACX_MEDIUM_USAGE            = 0x000F,
	ACX_TX_QUEUE_CFG            = 0x0011, /* FIXME: only used by wl1251 */
	ACX_STATISTICS              = 0x0013, /* Debug API */
	ACX_PWR_CONSUMPTION_STATISTICS = 0x0014,
	ACX_FEATURE_CFG             = 0x0015,
	ACX_TID_CFG                 = 0x001A,
	ACX_PS_RX_STREAMING         = 0x001B,
	ACX_BEACON_FILTER_OPT       = 0x001F,
1180
	ACX_AP_BEACON_FILTER_OPT    = 0x0020,
1181 1182 1183 1184 1185 1186 1187 1188 1189 1190
	ACX_NOISE_HIST              = 0x0021,
	ACX_HDK_VERSION             = 0x0022, /* ??? */
	ACX_PD_THRESHOLD            = 0x0023,
	ACX_TX_CONFIG_OPT           = 0x0024,
	ACX_CCA_THRESHOLD           = 0x0025,
	ACX_EVENT_MBOX_MASK         = 0x0026,
	ACX_CONN_MONIT_PARAMS       = 0x002D,
	ACX_BCN_DTIM_OPTIONS        = 0x0031,
	ACX_SG_ENABLE               = 0x0032,
	ACX_SG_CFG                  = 0x0033,
S
Shahar Levi 已提交
1191
	ACX_FM_COEX_CFG             = 0x0034,
1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210
	ACX_BEACON_FILTER_TABLE     = 0x0038,
	ACX_ARP_IP_FILTER           = 0x0039,
	ACX_ROAMING_STATISTICS_TBL  = 0x003B,
	ACX_RATE_POLICY             = 0x003D,
	ACX_CTS_PROTECTION          = 0x003E,
	ACX_SLEEP_AUTH              = 0x003F,
	ACX_PREAMBLE_TYPE	    = 0x0040,
	ACX_ERROR_CNT               = 0x0041,
	ACX_IBSS_FILTER		    = 0x0044,
	ACX_SERVICE_PERIOD_TIMEOUT  = 0x0045,
	ACX_TSF_INFO                = 0x0046,
	ACX_CONFIG_PS_WMM           = 0x0049,
	ACX_ENABLE_RX_DATA_FILTER   = 0x004A,
	ACX_SET_RX_DATA_FILTER      = 0x004B,
	ACX_GET_DATA_FILTER_STATISTICS = 0x004C,
	ACX_RX_CONFIG_OPT           = 0x004E,
	ACX_FRAG_CFG                = 0x004F,
	ACX_BET_ENABLE              = 0x0050,
	ACX_RSSI_SNR_TRIGGER        = 0x0051,
1211
	ACX_RSSI_SNR_WEIGHTS        = 0x0052,
1212
	ACX_KEEP_ALIVE_MODE         = 0x0053,
1213
	ACX_SET_KEEP_ALIVE_CONFIG   = 0x0054,
1214 1215
	ACX_BA_SESSION_POLICY_CFG   = 0x0055,
	ACX_BA_SESSION_RX_SETUP     = 0x0056,
1216 1217 1218
	ACX_PEER_HT_CAP             = 0x0057,
	ACX_HT_BSS_OPERATION        = 0x0058,
	ACX_COEX_ACTIVITY           = 0x0059,
1219 1220 1221
	ACX_BURST_MODE              = 0x005C,
	ACX_SET_RATE_MGMT_PARAMS    = 0x005D,
	ACX_SET_RATE_ADAPT_PARAMS   = 0x0060,
1222
	ACX_SET_DCO_ITRIM_PARAMS    = 0x0061,
1223 1224
	ACX_GEN_FW_CMD              = 0x0070,
	ACX_HOST_IF_CFG_BITMAP      = 0x0071,
1225
	ACX_MAX_TX_FAILURE          = 0x0072,
1226
	ACX_UPDATE_INCONNECTION_STA_LIST = 0x0073,
1227 1228 1229 1230 1231
	DOT11_RX_MSDU_LIFE_TIME     = 0x1004,
	DOT11_CUR_TX_PWR            = 0x100D,
	DOT11_RX_DOT11_MODE         = 0x1012,
	DOT11_RTS_THRESHOLD         = 0x1013,
	DOT11_GROUP_ADDRESS_TBL     = 0x1014,
1232
	ACX_PM_CONFIG               = 0x1016,
1233
	ACX_CONFIG_PS               = 0x1017,
1234
	ACX_CONFIG_HANGOVER         = 0x1018,
1235 1236 1237
};


1238
int wl1271_acx_wake_up_conditions(struct wl1271 *wl);
1239 1240 1241 1242 1243
int wl1271_acx_sleep_auth(struct wl1271 *wl, u8 sleep_auth);
int wl1271_acx_tx_power(struct wl1271 *wl, int power);
int wl1271_acx_feature_cfg(struct wl1271 *wl);
int wl1271_acx_mem_map(struct wl1271 *wl,
		       struct acx_header *mem_map, size_t len);
1244
int wl1271_acx_rx_msdu_life_time(struct wl1271 *wl);
1245 1246
int wl1271_acx_pd_threshold(struct wl1271 *wl);
int wl1271_acx_slot(struct wl1271 *wl, enum acx_slot_type slot_time);
1247 1248
int wl1271_acx_group_address_tbl(struct wl1271 *wl, bool enable,
				 void *mc_list, u32 mc_list_len);
1249
int wl1271_acx_service_period_timeout(struct wl1271 *wl);
1250
int wl1271_acx_rts_threshold(struct wl1271 *wl, u32 rts_threshold);
1251
int wl1271_acx_dco_itrim_params(struct wl1271 *wl);
1252
int wl1271_acx_beacon_filter_opt(struct wl1271 *wl, bool enable_filter);
1253
int wl1271_acx_beacon_filter_table(struct wl1271 *wl);
1254
int wl1271_acx_conn_monit_params(struct wl1271 *wl, bool enable);
1255
int wl1271_acx_sg_enable(struct wl1271 *wl, bool enable);
1256 1257
int wl1271_acx_sta_sg_cfg(struct wl1271 *wl);
int wl1271_acx_ap_sg_cfg(struct wl1271 *wl);
1258 1259 1260 1261 1262 1263
int wl1271_acx_cca_threshold(struct wl1271 *wl);
int wl1271_acx_bcn_dtim_options(struct wl1271 *wl);
int wl1271_acx_aid(struct wl1271 *wl, u16 aid);
int wl1271_acx_event_mbox_mask(struct wl1271 *wl, u32 event_mask);
int wl1271_acx_set_preamble(struct wl1271 *wl, enum acx_preamble_type preamble);
int wl1271_acx_cts_protect(struct wl1271 *wl,
1264
			   enum acx_ctsprotect_type ctsprotect);
1265
int wl1271_acx_statistics(struct wl1271 *wl, struct acx_statistics *stats);
1266 1267 1268
int wl1271_acx_sta_rate_policies(struct wl1271 *wl);
int wl1271_acx_ap_rate_policy(struct wl1271 *wl, struct conf_tx_rate_class *c,
		      u8 idx);
1269 1270
int wl1271_acx_ac_cfg(struct wl1271 *wl, u8 ac, u8 cw_min, u16 cw_max,
		      u8 aifsn, u16 txop);
1271 1272 1273
int wl1271_acx_tid_cfg(struct wl1271 *wl, u8 queue_id, u8 channel_type,
		       u8 tsid, u8 ps_scheme, u8 ack_policy,
		       u32 apsd_conf0, u32 apsd_conf1);
1274
int wl1271_acx_frag_threshold(struct wl1271 *wl, u32 frag_threshold);
1275
int wl1271_acx_tx_config_options(struct wl1271 *wl);
1276
int wl12xx_acx_mem_cfg(struct wl1271 *wl);
1277
int wl1271_acx_init_mem_config(struct wl1271 *wl);
1278
int wl1271_acx_host_if_cfg_bitmap(struct wl1271 *wl, u32 host_cfg_bitmap);
1279
int wl1271_acx_init_rx_interrupt(struct wl1271 *wl);
1280
int wl1271_acx_smart_reflex(struct wl1271 *wl);
1281
int wl1271_acx_bet_enable(struct wl1271 *wl, bool enable);
1282
int wl1271_acx_arp_ip_filter(struct wl1271 *wl, u8 enable, __be32 address);
1283
int wl1271_acx_pm_config(struct wl1271 *wl);
1284 1285
int wl1271_acx_keep_alive_mode(struct wl1271 *wl, bool enable);
int wl1271_acx_keep_alive_config(struct wl1271 *wl, u8 index, u8 tpl_valid);
1286 1287 1288
int wl1271_acx_rssi_snr_trigger(struct wl1271 *wl, bool enable,
				s16 thold, u8 hyst);
int wl1271_acx_rssi_snr_avg_weights(struct wl1271 *wl);
1289 1290 1291 1292 1293
int wl1271_acx_set_ht_capabilities(struct wl1271 *wl,
				    struct ieee80211_sta_ht_cap *ht_cap,
				    bool allow_ht_operation);
int wl1271_acx_set_ht_information(struct wl1271 *wl,
				   u16 ht_operation_mode);
1294
int wl1271_acx_set_ba_session(struct wl1271 *wl,
1295 1296 1297 1298
			      enum ieee80211_back_parties direction,
			      u8 tid_index, u8 policy);
int wl1271_acx_set_ba_receiver_session(struct wl1271 *wl, u8 tid_index, u16 ssn,
				       bool enable);
1299
int wl1271_acx_tsf_info(struct wl1271 *wl, u64 *mactime);
1300
int wl1271_acx_ps_rx_streaming(struct wl1271 *wl, bool enable);
1301
int wl1271_acx_ap_max_tx_retry(struct wl1271 *wl);
1302
int wl1271_acx_config_ps(struct wl1271 *wl);
1303
int wl1271_acx_set_inconnection_sta(struct wl1271 *wl, u8 *addr);
1304
int wl1271_acx_set_ap_beacon_filter(struct wl1271 *wl, bool enable);
S
Shahar Levi 已提交
1305
int wl1271_acx_fm_coex(struct wl1271 *wl);
1306 1307

#endif /* __WL1271_ACX_H__ */
新手
引导
客服 返回
顶部