tegra114.dtsi 20.3 KB
Newer Older
1
#include <dt-bindings/clock/tegra114-car.h>
2
#include <dt-bindings/gpio/tegra-gpio.h>
3
#include <dt-bindings/pinctrl/pinctrl-tegra.h>
4
#include <dt-bindings/interrupt-controller/arm-gic.h>
5

6
#include "skeleton.dtsi"
7 8 9 10 11

/ {
	compatible = "nvidia,tegra114";
	interrupt-parent = <&gic>;

12 13 14 15 16 17 18
	aliases {
		serial0 = &uarta;
		serial1 = &uartb;
		serial2 = &uartc;
		serial3 = &uartd;
	};

19 20 21 22 23 24 25 26 27 28 29 30 31 32
	host1x@50000000 {
		compatible = "nvidia,tegra114-host1x", "simple-bus";
		reg = <0x50000000 0x00028000>;
		interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>, /* syncpt */
			     <GIC_SPI 67 IRQ_TYPE_LEVEL_HIGH>; /* general */
		clocks = <&tegra_car TEGRA114_CLK_HOST1X>;
		resets = <&tegra_car 28>;
		reset-names = "host1x";

		#address-cells = <1>;
		#size-cells = <1>;

		ranges = <0x54000000 0x54000000 0x01000000>;

33 34 35 36 37 38 39 40 41
		gr2d@54140000 {
			compatible = "nvidia,tegra114-gr2d", "nvidia,tegra20-gr2d";
			reg = <0x54140000 0x00040000>;
			interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&tegra_car TEGRA114_CLK_GR2D>;
			resets = <&tegra_car 21>;
			reset-names = "2d";
		};

42 43 44 45 46 47 48 49
		gr3d@54180000 {
			compatible = "nvidia,tegra114-gr3d", "nvidia,tegra20-gr3d";
			reg = <0x54180000 0x00040000>;
			clocks = <&tegra_car TEGRA114_CLK_GR3D>;
			resets = <&tegra_car 24>;
			reset-names = "3d";
		};

50 51 52 53 54 55 56 57 58 59
		dc@54200000 {
			compatible = "nvidia,tegra114-dc", "nvidia,tegra20-dc";
			reg = <0x54200000 0x00040000>;
			interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&tegra_car TEGRA114_CLK_DISP1>,
				 <&tegra_car TEGRA114_CLK_PLL_P>;
			clock-names = "dc", "parent";
			resets = <&tegra_car 27>;
			reset-names = "dc";

60 61
			nvidia,head = <0>;

62 63 64 65 66 67 68 69 70 71 72 73 74 75 76
			rgb {
				status = "disabled";
			};
		};

		dc@54240000 {
			compatible = "nvidia,tegra114-dc", "nvidia,tegra20-dc";
			reg = <0x54240000 0x00040000>;
			interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&tegra_car TEGRA114_CLK_DISP2>,
				 <&tegra_car TEGRA114_CLK_PLL_P>;
			clock-names = "dc", "parent";
			resets = <&tegra_car 26>;
			reset-names = "dc";

77 78
			nvidia,head = <1>;

79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94
			rgb {
				status = "disabled";
			};
		};

		hdmi@54280000 {
			compatible = "nvidia,tegra114-hdmi";
			reg = <0x54280000 0x00040000>;
			interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&tegra_car TEGRA114_CLK_HDMI>,
				 <&tegra_car TEGRA114_CLK_PLL_D2_OUT0>;
			clock-names = "hdmi", "parent";
			resets = <&tegra_car 51>;
			reset-names = "hdmi";
			status = "disabled";
		};
95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126

		dsi@54300000 {
			compatible = "nvidia,tegra114-dsi";
			reg = <0x54300000 0x00040000>;
			clocks = <&tegra_car TEGRA114_CLK_DSIA>,
				 <&tegra_car TEGRA114_CLK_DSIALP>,
				 <&tegra_car TEGRA114_CLK_PLL_D_OUT0>;
			clock-names = "dsi", "lp", "parent";
			resets = <&tegra_car 48>;
			reset-names = "dsi";
			nvidia,mipi-calibrate = <&mipi 0x060>; /* DSIA & DSIB pads */
			status = "disabled";

			#address-cells = <1>;
			#size-cells = <0>;
		};

		dsi@54400000 {
			compatible = "nvidia,tegra114-dsi";
			reg = <0x54400000 0x00040000>;
			clocks = <&tegra_car TEGRA114_CLK_DSIB>,
				 <&tegra_car TEGRA114_CLK_DSIBLP>,
				 <&tegra_car TEGRA114_CLK_PLL_D2_OUT0>;
			clock-names = "dsi", "lp", "parent";
			resets = <&tegra_car 82>;
			reset-names = "dsi";
			nvidia,mipi-calibrate = <&mipi 0x180>; /* DSIC & DSID pads */
			status = "disabled";

			#address-cells = <1>;
			#size-cells = <0>;
		};
127 128
	};

129
	gic: interrupt-controller@50041000 {
130 131 132 133 134 135 136
		compatible = "arm,cortex-a15-gic";
		#interrupt-cells = <3>;
		interrupt-controller;
		reg = <0x50041000 0x1000>,
		      <0x50042000 0x1000>,
		      <0x50044000 0x2000>,
		      <0x50046000 0x2000>;
137 138
		interrupts = <GIC_PPI 9
			(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_HIGH)>;
139 140 141 142 143
	};

	timer@60005000 {
		compatible = "nvidia,tegra114-timer", "nvidia,tegra20-timer";
		reg = <0x60005000 0x400>;
144 145 146 147 148 149
		interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 41 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 42 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>;
150
		clocks = <&tegra_car TEGRA114_CLK_TIMER>;
151 152
	};

153
	tegra_car: clock@60006000 {
154
		compatible = "nvidia,tegra114-car";
155 156
		reg = <0x60006000 0x1000>;
		#clock-cells = <1>;
157
		#reset-cells = <1>;
158 159
	};

160
	apbdma: dma@6000a000 {
161 162
		compatible = "nvidia,tegra114-apbdma";
		reg = <0x6000a000 0x1400>;
163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194
		interrupts = <GIC_SPI 104 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 105 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 106 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 107 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 108 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 109 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 110 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 111 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 112 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 129 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 130 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 131 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 132 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 138 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 139 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 140 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 143 IRQ_TYPE_LEVEL_HIGH>;
195
		clocks = <&tegra_car TEGRA114_CLK_APBDMA>;
196 197
		resets = <&tegra_car 34>;
		reset-names = "dma";
198
		#dma-cells = <1>;
199 200
	};

201
	ahb: ahb@6000c004 {
202 203 204 205
		compatible = "nvidia,tegra114-ahb", "nvidia,tegra30-ahb";
		reg = <0x6000c004 0x14c>;
	};

206
	gpio: gpio@6000d000 {
207 208
		compatible = "nvidia,tegra114-gpio", "nvidia,tegra30-gpio";
		reg = <0x6000d000 0x1000>;
209 210 211 212 213 214 215 216
		interrupts = <GIC_SPI 32 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 33 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 34 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 35 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 87 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 89 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>;
217 218 219 220 221 222
		#gpio-cells = <2>;
		gpio-controller;
		#interrupt-cells = <2>;
		interrupt-controller;
	};

223
	pinmux: pinmux@70000868 {
224 225 226 227 228
		compatible = "nvidia,tegra114-pinmux";
		reg = <0x70000868 0x148		/* Pad control registers */
		       0x70003000 0x40c>;	/* Mux registers */
	};

229 230 231 232 233 234 235 236 237
	/*
	 * There are two serial driver i.e. 8250 based simple serial
	 * driver and APB DMA based serial driver for higher baudrate
	 * and performace. To enable the 8250 based driver, the compatible
	 * is "nvidia,tegra114-uart", "nvidia,tegra20-uart" and to enable
	 * the APB DMA based serial driver, the comptible is
	 * "nvidia,tegra114-hsuart", "nvidia,tegra30-hsuart".
	 */
	uarta: serial@70006000 {
238 239 240
		compatible = "nvidia,tegra114-uart", "nvidia,tegra20-uart";
		reg = <0x70006000 0x40>;
		reg-shift = <2>;
241
		interrupts = <GIC_SPI 36 IRQ_TYPE_LEVEL_HIGH>;
242
		clocks = <&tegra_car TEGRA114_CLK_UARTA>;
243 244
		resets = <&tegra_car 6>;
		reset-names = "serial";
245 246
		dmas = <&apbdma 8>, <&apbdma 8>;
		dma-names = "rx", "tx";
247
		status = "disabled";
248 249
	};

250
	uartb: serial@70006040 {
251 252 253
		compatible = "nvidia,tegra114-uart", "nvidia,tegra20-uart";
		reg = <0x70006040 0x40>;
		reg-shift = <2>;
254
		interrupts = <GIC_SPI 37 IRQ_TYPE_LEVEL_HIGH>;
255
		clocks = <&tegra_car TEGRA114_CLK_UARTB>;
256 257
		resets = <&tegra_car 7>;
		reset-names = "serial";
258 259
		dmas = <&apbdma 9>, <&apbdma 9>;
		dma-names = "rx", "tx";
260
		status = "disabled";
261 262
	};

263
	uartc: serial@70006200 {
264 265 266
		compatible = "nvidia,tegra114-uart", "nvidia,tegra20-uart";
		reg = <0x70006200 0x100>;
		reg-shift = <2>;
267
		interrupts = <GIC_SPI 46 IRQ_TYPE_LEVEL_HIGH>;
268
		clocks = <&tegra_car TEGRA114_CLK_UARTC>;
269 270
		resets = <&tegra_car 55>;
		reset-names = "serial";
271 272
		dmas = <&apbdma 10>, <&apbdma 10>;
		dma-names = "rx", "tx";
273
		status = "disabled";
274 275
	};

276
	uartd: serial@70006300 {
277 278 279
		compatible = "nvidia,tegra114-uart", "nvidia,tegra20-uart";
		reg = <0x70006300 0x100>;
		reg-shift = <2>;
280
		interrupts = <GIC_SPI 90 IRQ_TYPE_LEVEL_HIGH>;
281
		clocks = <&tegra_car TEGRA114_CLK_UARTD>;
282 283
		resets = <&tegra_car 65>;
		reset-names = "serial";
284 285
		dmas = <&apbdma 19>, <&apbdma 19>;
		dma-names = "rx", "tx";
286
		status = "disabled";
287 288
	};

289
	pwm: pwm@7000a000 {
290 291 292
		compatible = "nvidia,tegra114-pwm", "nvidia,tegra20-pwm";
		reg = <0x7000a000 0x100>;
		#pwm-cells = <2>;
293
		clocks = <&tegra_car TEGRA114_CLK_PWM>;
294 295
		resets = <&tegra_car 17>;
		reset-names = "pwm";
296 297 298
		status = "disabled";
	};

299 300 301
	i2c@7000c000 {
		compatible = "nvidia,tegra114-i2c";
		reg = <0x7000c000 0x100>;
302
		interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
303 304
		#address-cells = <1>;
		#size-cells = <0>;
305
		clocks = <&tegra_car TEGRA114_CLK_I2C1>;
306
		clock-names = "div-clk";
307 308
		resets = <&tegra_car 12>;
		reset-names = "i2c";
309 310
		dmas = <&apbdma 21>, <&apbdma 21>;
		dma-names = "rx", "tx";
311 312 313 314 315 316
		status = "disabled";
	};

	i2c@7000c400 {
		compatible = "nvidia,tegra114-i2c";
		reg = <0x7000c400 0x100>;
317
		interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
318 319
		#address-cells = <1>;
		#size-cells = <0>;
320
		clocks = <&tegra_car TEGRA114_CLK_I2C2>;
321
		clock-names = "div-clk";
322 323
		resets = <&tegra_car 54>;
		reset-names = "i2c";
324 325
		dmas = <&apbdma 22>, <&apbdma 22>;
		dma-names = "rx", "tx";
326 327 328 329 330 331
		status = "disabled";
	};

	i2c@7000c500 {
		compatible = "nvidia,tegra114-i2c";
		reg = <0x7000c500 0x100>;
332
		interrupts = <GIC_SPI 92 IRQ_TYPE_LEVEL_HIGH>;
333 334
		#address-cells = <1>;
		#size-cells = <0>;
335
		clocks = <&tegra_car TEGRA114_CLK_I2C3>;
336
		clock-names = "div-clk";
337 338
		resets = <&tegra_car 67>;
		reset-names = "i2c";
339 340
		dmas = <&apbdma 23>, <&apbdma 23>;
		dma-names = "rx", "tx";
341 342 343 344 345 346
		status = "disabled";
	};

	i2c@7000c700 {
		compatible = "nvidia,tegra114-i2c";
		reg = <0x7000c700 0x100>;
347
		interrupts = <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>;
348 349
		#address-cells = <1>;
		#size-cells = <0>;
350
		clocks = <&tegra_car TEGRA114_CLK_I2C4>;
351
		clock-names = "div-clk";
352 353
		resets = <&tegra_car 103>;
		reset-names = "i2c";
354 355
		dmas = <&apbdma 26>, <&apbdma 26>;
		dma-names = "rx", "tx";
356 357 358 359 360 361
		status = "disabled";
	};

	i2c@7000d000 {
		compatible = "nvidia,tegra114-i2c";
		reg = <0x7000d000 0x100>;
362
		interrupts = <GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH>;
363 364
		#address-cells = <1>;
		#size-cells = <0>;
365
		clocks = <&tegra_car TEGRA114_CLK_I2C5>;
366
		clock-names = "div-clk";
367 368
		resets = <&tegra_car 47>;
		reset-names = "i2c";
369 370
		dmas = <&apbdma 24>, <&apbdma 24>;
		dma-names = "rx", "tx";
371 372 373
		status = "disabled";
	};

374 375 376
	spi@7000d400 {
		compatible = "nvidia,tegra114-spi";
		reg = <0x7000d400 0x200>;
377
		interrupts = <GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH>;
378 379
		#address-cells = <1>;
		#size-cells = <0>;
380
		clocks = <&tegra_car TEGRA114_CLK_SBC1>;
381
		clock-names = "spi";
382 383
		resets = <&tegra_car 41>;
		reset-names = "spi";
384 385
		dmas = <&apbdma 15>, <&apbdma 15>;
		dma-names = "rx", "tx";
386 387 388 389 390 391
		status = "disabled";
	};

	spi@7000d600 {
		compatible = "nvidia,tegra114-spi";
		reg = <0x7000d600 0x200>;
392
		interrupts = <GIC_SPI 82 IRQ_TYPE_LEVEL_HIGH>;
393 394
		#address-cells = <1>;
		#size-cells = <0>;
395
		clocks = <&tegra_car TEGRA114_CLK_SBC2>;
396
		clock-names = "spi";
397 398
		resets = <&tegra_car 44>;
		reset-names = "spi";
399 400
		dmas = <&apbdma 16>, <&apbdma 16>;
		dma-names = "rx", "tx";
401 402 403 404 405 406
		status = "disabled";
	};

	spi@7000d800 {
		compatible = "nvidia,tegra114-spi";
		reg = <0x7000d800 0x200>;
407
		interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
408 409
		#address-cells = <1>;
		#size-cells = <0>;
410
		clocks = <&tegra_car TEGRA114_CLK_SBC3>;
411
		clock-names = "spi";
412 413
		resets = <&tegra_car 46>;
		reset-names = "spi";
414 415
		dmas = <&apbdma 17>, <&apbdma 17>;
		dma-names = "rx", "tx";
416 417 418 419 420 421
		status = "disabled";
	};

	spi@7000da00 {
		compatible = "nvidia,tegra114-spi";
		reg = <0x7000da00 0x200>;
422
		interrupts = <GIC_SPI 93 IRQ_TYPE_LEVEL_HIGH>;
423 424
		#address-cells = <1>;
		#size-cells = <0>;
425
		clocks = <&tegra_car TEGRA114_CLK_SBC4>;
426
		clock-names = "spi";
427 428
		resets = <&tegra_car 68>;
		reset-names = "spi";
429 430
		dmas = <&apbdma 18>, <&apbdma 18>;
		dma-names = "rx", "tx";
431 432 433 434 435 436
		status = "disabled";
	};

	spi@7000dc00 {
		compatible = "nvidia,tegra114-spi";
		reg = <0x7000dc00 0x200>;
437
		interrupts = <GIC_SPI 94 IRQ_TYPE_LEVEL_HIGH>;
438 439
		#address-cells = <1>;
		#size-cells = <0>;
440
		clocks = <&tegra_car TEGRA114_CLK_SBC5>;
441
		clock-names = "spi";
442 443
		resets = <&tegra_car 104>;
		reset-names = "spi";
444 445
		dmas = <&apbdma 27>, <&apbdma 27>;
		dma-names = "rx", "tx";
446 447 448 449 450 451
		status = "disabled";
	};

	spi@7000de00 {
		compatible = "nvidia,tegra114-spi";
		reg = <0x7000de00 0x200>;
452
		interrupts = <GIC_SPI 79 IRQ_TYPE_LEVEL_HIGH>;
453 454
		#address-cells = <1>;
		#size-cells = <0>;
455
		clocks = <&tegra_car TEGRA114_CLK_SBC6>;
456
		clock-names = "spi";
457 458
		resets = <&tegra_car 105>;
		reset-names = "spi";
459 460
		dmas = <&apbdma 28>, <&apbdma 28>;
		dma-names = "rx", "tx";
461 462 463
		status = "disabled";
	};

464
	rtc@7000e000 {
465 466
		compatible = "nvidia,tegra114-rtc", "nvidia,tegra20-rtc";
		reg = <0x7000e000 0x100>;
467
		interrupts = <GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>;
468
		clocks = <&tegra_car TEGRA114_CLK_RTC>;
469 470
	};

471
	kbc@7000e200 {
472 473
		compatible = "nvidia,tegra114-kbc";
		reg = <0x7000e200 0x100>;
474
		interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
475
		clocks = <&tegra_car TEGRA114_CLK_KBC>;
476 477
		resets = <&tegra_car 36>;
		reset-names = "kbc";
478 479 480
		status = "disabled";
	};

481
	pmc@7000e400 {
482
		compatible = "nvidia,tegra114-pmc";
483
		reg = <0x7000e400 0x400>;
484
		clocks = <&tegra_car TEGRA114_CLK_PCLK>, <&clk32k_in>;
485
		clock-names = "pclk", "clk32k_in";
486 487
	};

488
	iommu@70019010 {
489
		compatible = "nvidia,tegra114-smmu", "nvidia,tegra30-smmu";
490 491 492
		reg = <0x70019010 0x02c
		       0x700191f0 0x010
		       0x70019228 0x074>;
493 494 495 496 497 498
		nvidia,#asids = <4>;
		dma-window = <0 0x40000000>;
		nvidia,swgroups = <0x18659fe>;
		nvidia,ahb = <&ahb>;
	};

499
	ahub@70080000 {
500 501 502 503 504 505
		compatible = "nvidia,tegra114-ahub";
		reg = <0x70080000 0x200>,
		      <0x70080200 0x100>,
		      <0x70081000 0x200>;
		interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH>;
		clocks = <&tegra_car TEGRA114_CLK_D_AUDIO>,
506 507
			 <&tegra_car TEGRA114_CLK_APBIF>;
		clock-names = "d_audio", "apbif";
508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523
		resets = <&tegra_car 106>, /* d_audio */
			 <&tegra_car 107>, /* apbif */
			 <&tegra_car 30>,  /* i2s0 */
			 <&tegra_car 11>,  /* i2s1 */
			 <&tegra_car 18>,  /* i2s2 */
			 <&tegra_car 101>, /* i2s3 */
			 <&tegra_car 102>, /* i2s4 */
			 <&tegra_car 108>, /* dam0 */
			 <&tegra_car 109>, /* dam1 */
			 <&tegra_car 110>, /* dam2 */
			 <&tegra_car 10>,  /* spdif */
			 <&tegra_car 153>, /* amx */
			 <&tegra_car 154>; /* adx */
		reset-names = "d_audio", "apbif", "i2s0", "i2s1", "i2s2",
			      "i2s3", "i2s4", "dam0", "dam1", "dam2",
			      "spdif", "amx", "adx";
524 525 526 527 528 529 530 531 532 533 534 535 536 537
		dmas = <&apbdma 1>, <&apbdma 1>,
		       <&apbdma 2>, <&apbdma 2>,
		       <&apbdma 3>, <&apbdma 3>,
		       <&apbdma 4>, <&apbdma 4>,
		       <&apbdma 6>, <&apbdma 6>,
		       <&apbdma 7>, <&apbdma 7>,
		       <&apbdma 12>, <&apbdma 12>,
		       <&apbdma 13>, <&apbdma 13>,
		       <&apbdma 14>, <&apbdma 14>,
		       <&apbdma 29>, <&apbdma 29>;
		dma-names = "rx0", "tx0", "rx1", "tx1", "rx2", "tx2",
			    "rx3", "tx3", "rx4", "tx4", "rx5", "tx5",
			    "rx6", "tx6", "rx7", "tx7", "rx8", "tx8",
			    "rx9", "tx9";
538 539 540 541 542 543 544 545 546
		ranges;
		#address-cells = <1>;
		#size-cells = <1>;

		tegra_i2s0: i2s@70080300 {
			compatible = "nvidia,tegra114-i2s", "nvidia,tegra30-i2s";
			reg = <0x70080300 0x100>;
			nvidia,ahub-cif-ids = <4 4>;
			clocks = <&tegra_car TEGRA114_CLK_I2S0>;
547 548
			resets = <&tegra_car 30>;
			reset-names = "i2s";
549 550 551 552 553 554 555 556
			status = "disabled";
		};

		tegra_i2s1: i2s@70080400 {
			compatible = "nvidia,tegra114-i2s", "nvidia,tegra30-i2s";
			reg = <0x70080400 0x100>;
			nvidia,ahub-cif-ids = <5 5>;
			clocks = <&tegra_car TEGRA114_CLK_I2S1>;
557 558
			resets = <&tegra_car 11>;
			reset-names = "i2s";
559 560 561 562 563 564 565 566
			status = "disabled";
		};

		tegra_i2s2: i2s@70080500 {
			compatible = "nvidia,tegra114-i2s", "nvidia,tegra30-i2s";
			reg = <0x70080500 0x100>;
			nvidia,ahub-cif-ids = <6 6>;
			clocks = <&tegra_car TEGRA114_CLK_I2S2>;
567 568
			resets = <&tegra_car 18>;
			reset-names = "i2s";
569 570 571 572 573 574 575 576
			status = "disabled";
		};

		tegra_i2s3: i2s@70080600 {
			compatible = "nvidia,tegra114-i2s", "nvidia,tegra30-i2s";
			reg = <0x70080600 0x100>;
			nvidia,ahub-cif-ids = <7 7>;
			clocks = <&tegra_car TEGRA114_CLK_I2S3>;
577 578
			resets = <&tegra_car 101>;
			reset-names = "i2s";
579 580 581 582 583 584 585 586
			status = "disabled";
		};

		tegra_i2s4: i2s@70080700 {
			compatible = "nvidia,tegra114-i2s", "nvidia,tegra30-i2s";
			reg = <0x70080700 0x100>;
			nvidia,ahub-cif-ids = <8 8>;
			clocks = <&tegra_car TEGRA114_CLK_I2S4>;
587 588
			resets = <&tegra_car 102>;
			reset-names = "i2s";
589 590 591 592
			status = "disabled";
		};
	};

593 594 595 596 597 598 599
	mipi: mipi@700e3000 {
		compatible = "nvidia,tegra114-mipi";
		reg = <0x700e3000 0x100>;
		clocks = <&tegra_car TEGRA114_CLK_MIPI_CAL>;
		#nvidia,mipi-calibrate-cells = <1>;
	};

600 601 602
	sdhci@78000000 {
		compatible = "nvidia,tegra114-sdhci", "nvidia,tegra30-sdhci";
		reg = <0x78000000 0x200>;
603
		interrupts = <GIC_SPI 14 IRQ_TYPE_LEVEL_HIGH>;
604
		clocks = <&tegra_car TEGRA114_CLK_SDMMC1>;
605 606
		resets = <&tegra_car 14>;
		reset-names = "sdhci";
607
		status = "disabled";
608 609 610 611 612
	};

	sdhci@78000200 {
		compatible = "nvidia,tegra114-sdhci", "nvidia,tegra30-sdhci";
		reg = <0x78000200 0x200>;
613
		interrupts = <GIC_SPI 15 IRQ_TYPE_LEVEL_HIGH>;
614
		clocks = <&tegra_car TEGRA114_CLK_SDMMC2>;
615 616
		resets = <&tegra_car 9>;
		reset-names = "sdhci";
617
		status = "disabled";
618 619 620 621 622
	};

	sdhci@78000400 {
		compatible = "nvidia,tegra114-sdhci", "nvidia,tegra30-sdhci";
		reg = <0x78000400 0x200>;
623
		interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL_HIGH>;
624
		clocks = <&tegra_car TEGRA114_CLK_SDMMC3>;
625 626
		resets = <&tegra_car 69>;
		reset-names = "sdhci";
627
		status = "disabled";
628 629 630 631 632
	};

	sdhci@78000600 {
		compatible = "nvidia,tegra114-sdhci", "nvidia,tegra30-sdhci";
		reg = <0x78000600 0x200>;
633
		interrupts = <GIC_SPI 31 IRQ_TYPE_LEVEL_HIGH>;
634
		clocks = <&tegra_car TEGRA114_CLK_SDMMC4>;
635 636
		resets = <&tegra_car 15>;
		reset-names = "sdhci";
637
		status = "disabled";
638 639
	};

640 641 642 643 644 645
	usb@7d000000 {
		compatible = "nvidia,tegra30-ehci", "usb-ehci";
		reg = <0x7d000000 0x4000>;
		interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL_HIGH>;
		phy_type = "utmi";
		clocks = <&tegra_car TEGRA114_CLK_USBD>;
646 647
		resets = <&tegra_car 22>;
		reset-names = "usb";
648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678
		nvidia,phy = <&phy1>;
		status = "disabled";
	};

	phy1: usb-phy@7d000000 {
		compatible = "nvidia,tegra30-usb-phy";
		reg = <0x7d000000 0x4000 0x7d000000 0x4000>;
		phy_type = "utmi";
		clocks = <&tegra_car TEGRA114_CLK_USBD>,
			 <&tegra_car TEGRA114_CLK_PLL_U>,
			 <&tegra_car TEGRA114_CLK_USBD>;
		clock-names = "reg", "pll_u", "utmi-pads";
		nvidia,hssync-start-delay = <0>;
		nvidia,idle-wait-delay = <17>;
		nvidia,elastic-limit = <16>;
		nvidia,term-range-adj = <6>;
		nvidia,xcvr-setup = <9>;
		nvidia,xcvr-lsfslew = <0>;
		nvidia,xcvr-lsrslew = <3>;
		nvidia,hssquelch-level = <2>;
		nvidia,hsdiscon-level = <5>;
		nvidia,xcvr-hsslew = <12>;
		status = "disabled";
	};

	usb@7d008000 {
		compatible = "nvidia,tegra30-ehci", "usb-ehci";
		reg = <0x7d008000 0x4000>;
		interrupts = <GIC_SPI 97 IRQ_TYPE_LEVEL_HIGH>;
		phy_type = "utmi";
		clocks = <&tegra_car TEGRA114_CLK_USB3>;
679 680
		resets = <&tegra_car 59>;
		reset-names = "usb";
681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705
		nvidia,phy = <&phy3>;
		status = "disabled";
	};

	phy3: usb-phy@7d008000 {
		compatible = "nvidia,tegra30-usb-phy";
		reg = <0x7d008000 0x4000 0x7d000000 0x4000>;
		phy_type = "utmi";
		clocks = <&tegra_car TEGRA114_CLK_USB3>,
			 <&tegra_car TEGRA114_CLK_PLL_U>,
			 <&tegra_car TEGRA114_CLK_USBD>;
		clock-names = "reg", "pll_u", "utmi-pads";
		nvidia,hssync-start-delay = <0>;
		nvidia,idle-wait-delay = <17>;
		nvidia,elastic-limit = <16>;
		nvidia,term-range-adj = <6>;
		nvidia,xcvr-setup = <9>;
		nvidia,xcvr-lsfslew = <0>;
		nvidia,xcvr-lsrslew = <3>;
		nvidia,hssquelch-level = <2>;
		nvidia,hsdiscon-level = <5>;
		nvidia,xcvr-hsslew = <12>;
		status = "disabled";
	};

706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736
	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <0>;
		};

		cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <1>;
		};

		cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <2>;
		};

		cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a15";
			reg = <3>;
		};
	};

	timer {
		compatible = "arm,armv7-timer";
737 738 739 740 741 742 743 744 745
		interrupts =
			<GIC_PPI 13
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			<GIC_PPI 14
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			<GIC_PPI 11
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>,
			<GIC_PPI 10
				(GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
746 747
	};
};