uv_bau.h 15.4 KB
Newer Older
1 2 3 4 5 6 7 8 9 10
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * SGI UV Broadcast Assist Unit definitions
 *
 * Copyright (C) 2008 Silicon Graphics, Inc. All rights reserved.
 */

11 12
#ifndef _ASM_X86_UV_UV_BAU_H
#define _ASM_X86_UV_UV_BAU_H
13 14 15 16 17

#include <linux/bitmap.h>
#define BITSPERBYTE 8

/*
18 19
 * Broadcast Assist Unit messaging structures
 *
20 21 22 23 24 25 26 27 28 29
 * Selective Broadcast activations are induced by software action
 * specifying a particular 8-descriptor "set" via a 6-bit index written
 * to an MMR.
 * Thus there are 64 unique 512-byte sets of SB descriptors - one set for
 * each 6-bit index value. These descriptor sets are mapped in sequence
 * starting with set 0 located at the address specified in the
 * BAU_SB_DESCRIPTOR_BASE register, set 1 is located at BASE + 512,
 * set 2 is at BASE + 2*512, set 3 at BASE + 3*512, and so on.
 *
 * We will use 31 sets, one for sending BAU messages from each of the 32
30
 * cpu's on the uvhub.
31 32 33 34 35
 *
 * TLB shootdown will use the first of the 8 descriptors of each set.
 * Each of the descriptors is 64 bytes in size (8*64 = 512 bytes in a set).
 */

36
#define UV_ITEMS_PER_DESCRIPTOR		8
37
/* the 'throttle' to prevent the hardware stay-busy bug */
38
#define MAX_BAU_CONCURRENT		3
39 40 41
#define UV_CPUS_PER_ACT_STATUS		32
#define UV_ACT_STATUS_MASK		0x3
#define UV_ACT_STATUS_SIZE		2
42
#define UV_ADP_SIZE			32
43 44 45 46 47 48
#define UV_DISTRIBUTION_SIZE		256
#define UV_SW_ACK_NPENDING		8
#define UV_NET_ENDPOINT_INTD		0x38
#define UV_DESC_BASE_PNODE_SHIFT	49
#define UV_PAYLOADQ_PNODE_SHIFT		49
#define UV_PTC_BASENAME			"sgi_uv/ptc_statistics"
49 50 51 52
#define UV_BAU_BASENAME			"sgi_uv/bau_tunables"
#define UV_BAU_TUNABLES_DIR		"sgi_uv"
#define UV_BAU_TUNABLES_FILE		"bau_tunables"
#define WHITESPACE			" \t\n"
53
#define uv_physnodeaddr(x)		((__pa((unsigned long)(x)) & uv_mmask))
54 55
#define UV_ENABLE_INTD_SOFT_ACK_MODE_SHIFT 15
#define UV_INTD_SOFT_ACK_TIMEOUT_PERIOD_SHIFT 16
56
#define UV_INTD_SOFT_ACK_TIMEOUT_PERIOD 0x0000000009UL
57 58 59 60 61 62 63 64 65 66 67 68
/* [19:16] SOFT_ACK timeout period  19: 1 is urgency 7  17:16 1 is multiplier */
#define BAU_MISC_CONTROL_MULT_MASK 3

#define UVH_AGING_PRESCALE_SEL 0x000000b000UL
/* [30:28] URGENCY_7  an index into a table of times */
#define BAU_URGENCY_7_SHIFT 28
#define BAU_URGENCY_7_MASK 7

#define UVH_TRANSACTION_TIMEOUT 0x000000b200UL
/* [45:40] BAU - BAU transaction timeout select - a multiplier */
#define BAU_TRANS_SHIFT 40
#define BAU_TRANS_MASK 0x3f
69 70 71 72

/*
 * bits in UVH_LB_BAU_SB_ACTIVATION_STATUS_0/1
 */
73 74 75 76
#define DESC_STATUS_IDLE		0
#define DESC_STATUS_ACTIVE		1
#define DESC_STATUS_DESTINATION_TIMEOUT	2
#define DESC_STATUS_SOURCE_TIMEOUT	3
77

78
#define TIMEOUT_DELAY			10
79
/*
80
 * delay for 'plugged' timeout retries, in microseconds
81
 */
82
#define PLUGGED_DELAY			10
83 84 85 86

/*
 * threshholds at which to use IPI to free resources
 */
87
/* after this # consecutive 'plugged' timeouts, use IPI to release resources */
88
#define PLUGSB4RESET 100
89 90 91 92 93 94
/* after this many consecutive timeouts, use IPI to release resources */
#define TIMEOUTSB4RESET 1
/* at this number uses of IPI to release resources, giveup the request */
#define IPI_RESET_LIMIT 1
/* after this # consecutive successes, bump up the throttle if it was lowered */
#define COMPLETE_THRESHOLD 5
95

96 97 98
/*
 * number of entries in the destination side payload queue
 */
99
#define DEST_Q_SIZE			20
100 101 102
/*
 * number of destination side software ack resources
 */
103
#define DEST_NUM_RESOURCES		8
104
#define MAX_CPUS_PER_NODE		32
105 106 107
/*
 * completion statuses for sending a TLB flush message
 */
108 109 110 111
#define FLUSH_RETRY_PLUGGED		1
#define FLUSH_RETRY_TIMEOUT		2
#define FLUSH_GIVEUP			3
#define FLUSH_COMPLETE			4
112

113 114 115 116 117 118 119
/*
 * tuning the action when the numalink network is extremely delayed
 */
#define CONGESTED_RESPONSE_US 1000 /* 'long' response time, in microseconds */
#define CONGESTED_REPS 10 /* long delays averaged over this many broadcasts */
#define CONGESTED_PERIOD 30 /* time for the bau to be disabled, in seconds */

120 121 122
/*
 * Distribution: 32 bytes (256 bits) (bytes 0-0x1f of descriptor)
 * If the 'multilevel' flag in the header portion of the descriptor
123 124 125 126 127
 * has been set to 0, then endpoint multi-unicast mode is selected.
 * The distribution specification (32 bytes) is interpreted as a 256-bit
 * distribution vector. Adjacent bits correspond to consecutive even numbered
 * nodeIDs. The result of adding the index of a given bit to the 15-bit
 * 'base_dest_nodeid' field of the header corresponds to the
128 129
 * destination nodeID associated with that specified bit.
 */
130 131
struct bau_target_uvhubmask {
	unsigned long bits[BITS_TO_LONGS(UV_DISTRIBUTION_SIZE)];
132 133
};

134
/*
135
 * mask of cpu's on a uvhub
136
 * (during initialization we need to check that unsigned long has
137
 *  enough bits for max. cpu's per uvhub)
138
 */
139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156
struct bau_local_cpumask {
	unsigned long bits;
};

/*
 * Payload: 16 bytes (128 bits) (bytes 0x20-0x2f of descriptor)
 * only 12 bytes (96 bits) of the payload area are usable.
 * An additional 3 bytes (bits 27:4) of the header address are carried
 * to the next bytes of the destination payload queue.
 * And an additional 2 bytes of the header Suppl_A field are also
 * carried to the destination payload queue.
 * But the first byte of the Suppl_A becomes bits 127:120 (the 16th byte)
 * of the destination payload queue, which is written by the hardware
 * with the s/w ack resource bit vector.
 * [ effective message contents (16 bytes (128 bits) maximum), not counting
 *   the s/w ack bit vector  ]
 */

157 158 159
/*
 * The payload is software-defined for INTD transactions
 */
160 161 162 163 164 165 166 167 168 169 170 171
struct bau_msg_payload {
	unsigned long address;		/* signifies a page or all TLB's
						of the cpu */
	/* 64 bits */
	unsigned short sending_cpu;	/* filled in by sender */
	/* 16 bits */
	unsigned short acknowledge_count;/* filled in by destination */
	/* 16 bits */
	unsigned int reserved1:32;	/* not usable */
};


172 173 174 175
/*
 * Message header:  16 bytes (128 bits) (bytes 0x30-0x3f of descriptor)
 * see table 4.2.3.0.1 in broacast_assist spec.
 */
176
struct bau_msg_header {
177
	unsigned int dest_subnodeid:6;	/* must be 0x10, for the LB */
178
	/* bits 5:0 */
179 180
	unsigned int base_dest_nodeid:15; /* nasid (pnode<<1) of */
	/* bits 20:6 */			  /* first bit in uvhub map */
181
	unsigned int command:8;	/* message type */
182 183
	/* bits 28:21 */
				/* 0x38: SN3net EndPoint Message */
184
	unsigned int rsvd_1:3;	/* must be zero */
185 186
	/* bits 31:29 */
				/* int will align on 32 bits */
187
	unsigned int rsvd_2:9;	/* must be zero */
188 189
	/* bits 40:32 */
				/* Suppl_A is 56-41 */
190 191
	unsigned int sequence:16;/* message sequence number */
	/* bits 56:41 */	/* becomes bytes 16-17 of msg */
192 193
				/* Address field (96:57) is never used as an
				   address (these are address bits 42:3) */
194

195
	unsigned int rsvd_3:1;	/* must be zero */
196 197
	/* bit 57 */
				/* address bits 27:4 are payload */
198 199 200
	/* these next 24  (58-81) bits become bytes 12-14 of msg */

	/* bits 65:58 land in byte 12 */
201
	unsigned int replied_to:1;/* sent as 0 by the source to byte 12 */
202
	/* bit 58 */
203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221
	unsigned int msg_type:3; /* software type of the message*/
	/* bits 61:59 */
	unsigned int canceled:1; /* message canceled, resource to be freed*/
	/* bit 62 */
	unsigned int payload_1a:1;/* not currently used */
	/* bit 63 */
	unsigned int payload_1b:2;/* not currently used */
	/* bits 65:64 */

	/* bits 73:66 land in byte 13 */
	unsigned int payload_1ca:6;/* not currently used */
	/* bits 71:66 */
	unsigned int payload_1c:2;/* not currently used */
	/* bits 73:72 */

	/* bits 81:74 land in byte 14 */
	unsigned int payload_1d:6;/* not currently used */
	/* bits 79:74 */
	unsigned int payload_1e:2;/* not currently used */
222 223
	/* bits 81:80 */

224
	unsigned int rsvd_4:7;	/* must be zero */
225
	/* bits 88:82 */
226
	unsigned int sw_ack_flag:1;/* software acknowledge flag */
227 228 229
	/* bit 89 */
				/* INTD trasactions at destination are to
				   wait for software acknowledge */
230
	unsigned int rsvd_5:6;	/* must be zero */
231
	/* bits 95:90 */
232
	unsigned int rsvd_6:5;	/* must be zero */
233
	/* bits 100:96 */
234
	unsigned int int_both:1;/* if 1, interrupt both sockets on the uvhub */
235
	/* bit 101*/
236
	unsigned int fairness:3;/* usually zero */
237
	/* bits 104:102 */
238
	unsigned int multilevel:1;	/* multi-level multicast format */
239 240
	/* bit 105 */
				/* 0 for TLB: endpoint multi-unicast messages */
241
	unsigned int chaining:1;/* next descriptor is part of this activation*/
242
	/* bit 106 */
243
	unsigned int rsvd_7:21;	/* must be zero */
244 245 246
	/* bits 127:107 */
};

247 248 249 250 251
/* see msg_type: */
#define MSG_NOOP 0
#define MSG_REGULAR 1
#define MSG_RETRY 2

252
/*
253
 * The activation descriptor:
254 255 256
 * The format of the message to send, plus all accompanying control
 * Should be 64 bytes
 */
257
struct bau_desc {
258
	struct bau_target_uvhubmask distribution;
259 260 261
	/*
	 * message template, consisting of header and payload:
	 */
262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297
	struct bau_msg_header header;
	struct bau_msg_payload payload;
};
/*
 *   -payload--    ---------header------
 *   bytes 0-11    bits 41-56  bits 58-81
 *       A           B  (2)      C (3)
 *
 *            A/B/C are moved to:
 *       A            C          B
 *   bytes 0-11  bytes 12-14  bytes 16-17  (byte 15 filled in by hw as vector)
 *   ------------payload queue-----------
 */

/*
 * The payload queue on the destination side is an array of these.
 * With BAU_MISC_CONTROL set for software acknowledge mode, the messages
 * are 32 bytes (2 micropackets) (256 bits) in length, but contain only 17
 * bytes of usable data, including the sw ack vector in byte 15 (bits 127:120)
 * (12 bytes come from bau_msg_payload, 3 from payload_1, 2 from
 *  sw_ack_vector and payload_2)
 * "Enabling Software Acknowledgment mode (see Section 4.3.3 Software
 *  Acknowledge Processing) also selects 32 byte (17 bytes usable) payload
 *  operation."
 */
struct bau_payload_queue_entry {
	unsigned long address;		/* signifies a page or all TLB's
						of the cpu */
	/* 64 bits, bytes 0-7 */

	unsigned short sending_cpu;	/* cpu that sent the message */
	/* 16 bits, bytes 8-9 */

	unsigned short acknowledge_count; /* filled in by destination */
	/* 16 bits, bytes 10-11 */

298 299 300 301 302 303
	/* these next 3 bytes come from bits 58-81 of the message header */
	unsigned short replied_to:1;    /* sent as 0 by the source */
	unsigned short msg_type:3;      /* software message type */
	unsigned short canceled:1;      /* sent as 0 by the source */
	unsigned short unused1:3;       /* not currently using */
	/* byte 12 */
304

305 306 307 308
	unsigned char unused2a;		/* not currently using */
	/* byte 13 */
	unsigned char unused2;		/* not currently using */
	/* byte 14 */
309 310 311 312

	unsigned char sw_ack_vector;	/* filled in by the hardware */
	/* byte 15 (bits 127:120) */

313 314 315 316
	unsigned short sequence;	/* message sequence number */
	/* bytes 16-17 */
	unsigned char unused4[2];	/* not currently using bytes 18-19 */
	/* bytes 18-19 */
317 318 319 320 321 322 323 324

	int number_of_cpus;		/* filled in at destination */
	/* 32 bits, bytes 20-23 (aligned) */

	unsigned char unused5[8];       /* not using */
	/* bytes 24-31 */
};

325
/*
326
 * one per-cpu; to locate the software tables
327
 */
328
struct bau_control {
329
	struct bau_desc *descriptor_base;
330 331
	struct bau_payload_queue_entry *va_queue_first;
	struct bau_payload_queue_entry *va_queue_last;
332 333 334
	struct bau_payload_queue_entry *bau_msg_head;
	struct bau_control *uvhub_master;
	struct bau_control *socket_master;
335
	struct ptc_stats *statp;
336
	unsigned long timeout_interval;
337
	unsigned long set_bau_on_time;
338 339 340 341 342
	atomic_t active_descriptor_count;
	int plugged_tries;
	int timeout_tries;
	int ipi_attempts;
	int conseccompletes;
343
	int baudisabled;
344
	int set_bau_off;
345 346 347 348 349 350 351 352 353 354 355 356
	short cpu;
	short uvhub_cpu;
	short uvhub;
	short cpus_in_socket;
	short cpus_in_uvhub;
	unsigned short message_number;
	unsigned short uvhub_quiesce;
	short socket_acknowledge_count[DEST_Q_SIZE];
	cycles_t send_message;
	spinlock_t masks_lock;
	spinlock_t uvhub_lock;
	spinlock_t queue_lock;
357 358 359 360 361 362 363 364 365 366 367 368 369
	/* tunables */
	int max_bau_concurrent;
	int max_bau_concurrent_constant;
	int plugged_delay;
	int plugsb4reset;
	int timeoutsb4reset;
	int ipi_reset_limit;
	int complete_threshold;
	int congested_response_us;
	int congested_reps;
	int congested_period;
	cycles_t period_time;
	long period_requests;
370 371 372 373 374 375
};

/*
 * This structure is allocated per_cpu for UV TLB shootdown statistics.
 */
struct ptc_stats {
376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394
	/* sender statistics */
	unsigned long s_giveup; /* number of fall backs to IPI-style flushes */
	unsigned long s_requestor; /* number of shootdown requests */
	unsigned long s_stimeout; /* source side timeouts */
	unsigned long s_dtimeout; /* destination side timeouts */
	unsigned long s_time; /* time spent in sending side */
	unsigned long s_retriesok; /* successful retries */
	unsigned long s_ntargcpu; /* number of cpus targeted */
	unsigned long s_ntarguvhub; /* number of uvhubs targeted */
	unsigned long s_ntarguvhub16; /* number of times >= 16 target hubs */
	unsigned long s_ntarguvhub8; /* number of times >= 8 target hubs */
	unsigned long s_ntarguvhub4; /* number of times >= 4 target hubs */
	unsigned long s_ntarguvhub2; /* number of times >= 2 target hubs */
	unsigned long s_ntarguvhub1; /* number of times == 1 target hub */
	unsigned long s_resets_plug; /* ipi-style resets from plug state */
	unsigned long s_resets_timeout; /* ipi-style resets from timeouts */
	unsigned long s_busy; /* status stayed busy past s/w timer */
	unsigned long s_throttles; /* waits in throttle */
	unsigned long s_retry_messages; /* retry broadcasts */
395 396
	unsigned long s_bau_reenabled; /* for bau enable/disable */
	unsigned long s_bau_disabled; /* for bau enable/disable */
397 398 399 400 401 402 403 404 405 406 407 408
	/* destination statistics */
	unsigned long d_alltlb; /* times all tlb's on this cpu were flushed */
	unsigned long d_onetlb; /* times just one tlb on this cpu was flushed */
	unsigned long d_multmsg; /* interrupts with multiple messages */
	unsigned long d_nomsg; /* interrupts with no message */
	unsigned long d_time; /* time spent on destination side */
	unsigned long d_requestee; /* number of messages processed */
	unsigned long d_retries; /* number of retry messages processed */
	unsigned long d_canceled; /* number of messages canceled by retries */
	unsigned long d_nocanceled; /* retries that found nothing to cancel */
	unsigned long d_resets; /* number of ipi-style requests processed */
	unsigned long d_rcanceled; /* number of messages canceled by resets */
409 410
};

411
static inline int bau_uvhub_isset(int uvhub, struct bau_target_uvhubmask *dstp)
412
{
413
	return constant_test_bit(uvhub, &dstp->bits[0]);
414
}
415
static inline void bau_uvhub_set(int uvhub, struct bau_target_uvhubmask *dstp)
416
{
417
	__set_bit(uvhub, &dstp->bits[0]);
418
}
419 420
static inline void bau_uvhubs_clear(struct bau_target_uvhubmask *dstp,
				    int nbits)
421 422 423
{
	bitmap_zero(&dstp->bits[0], nbits);
}
424 425 426 427 428
static inline int bau_uvhub_weight(struct bau_target_uvhubmask *dstp)
{
	return bitmap_weight((unsigned long *)&dstp->bits[0],
				UV_DISTRIBUTION_SIZE);
}
429 430 431 432 433 434 435 436 437

static inline void bau_cpubits_clear(struct bau_local_cpumask *dstp, int nbits)
{
	bitmap_zero(&dstp->bits, nbits);
}

#define cpubit_isset(cpu, bau_local_cpumask) \
	test_bit((cpu), (bau_local_cpumask).bits)

438 439
extern void uv_bau_message_intr1(void);
extern void uv_bau_timeout_intr1(void);
440

441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471
struct atomic_short {
	short counter;
};

/**
 * atomic_read_short - read a short atomic variable
 * @v: pointer of type atomic_short
 *
 * Atomically reads the value of @v.
 */
static inline int atomic_read_short(const struct atomic_short *v)
{
	return v->counter;
}

/**
 * atomic_add_short_return - add and return a short int
 * @i: short value to add
 * @v: pointer of type atomic_short
 *
 * Atomically adds @i to @v and returns @i + @v
 */
static inline int atomic_add_short_return(short i, struct atomic_short *v)
{
	short __i = i;
	asm volatile(LOCK_PREFIX "xaddw %0, %1"
			: "+r" (i), "+m" (v->counter)
			: : "memory");
	return i + __i;
}

472
#endif /* _ASM_X86_UV_UV_BAU_H */