da850.dtsi 12.7 KB
Newer Older
1 2 3 4 5 6 7 8 9
/*
 * Copyright 2012 DENX Software Engineering GmbH
 * Heiko Schocher <hs@denx.de>
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 */
10
#include "skeleton.dtsi"
K
KV Sujith 已提交
11
#include <dt-bindings/interrupt-controller/irq.h>
12 13 14 15 16 17

/ {
	arm {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;
18
		intc: interrupt-controller@fffee000 {
19 20 21
			compatible = "ti,cp-intc";
			interrupt-controller;
			#interrupt-cells = <1>;
22
			ti,intc-size = <101>;
23 24 25
			reg = <0xfffee000 0x2000>;
		};
	};
26
	soc@1c00000 {
27 28 29 30 31
		compatible = "simple-bus";
		model = "da850";
		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0x0 0x01c00000 0x400000>;
32
		interrupt-parent = <&intc>;
33

34
		pmx_core: pinmux@14120 {
35 36 37 38
			compatible = "pinctrl-single";
			reg = <0x14120 0x50>;
			#address-cells = <1>;
			#size-cells = <0>;
39
			#pinctrl-cells = <2>;
40 41
			pinctrl-single,bit-per-mux;
			pinctrl-single,register-width = <32>;
42
			pinctrl-single,function-mask = <0xf>;
43
			status = "disabled";
44

45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80
			serial0_rtscts_pins: pinmux_serial0_rtscts_pins {
				pinctrl-single,bits = <
					/* UART0_RTS UART0_CTS */
					0x0c 0x22000000 0xff000000
				>;
			};
			serial0_rxtx_pins: pinmux_serial0_rxtx_pins {
				pinctrl-single,bits = <
					/* UART0_TXD UART0_RXD */
					0x0c 0x00220000 0x00ff0000
				>;
			};
			serial1_rtscts_pins: pinmux_serial1_rtscts_pins {
				pinctrl-single,bits = <
					/* UART1_CTS UART1_RTS */
					0x00 0x00440000 0x00ff0000
				>;
			};
			serial1_rxtx_pins: pinmux_serial1_rxtx_pins {
				pinctrl-single,bits = <
					/* UART1_TXD UART1_RXD */
					0x10 0x22000000 0xff000000
				>;
			};
			serial2_rtscts_pins: pinmux_serial2_rtscts_pins {
				pinctrl-single,bits = <
					/* UART2_CTS UART2_RTS */
					0x00 0x44000000 0xff000000
				>;
			};
			serial2_rxtx_pins: pinmux_serial2_rxtx_pins {
				pinctrl-single,bits = <
					/* UART2_TXD UART2_RXD */
					0x10 0x00220000 0x00ff0000
				>;
			};
81 82 83 84 85 86
			i2c0_pins: pinmux_i2c0_pins {
				pinctrl-single,bits = <
					/* I2C0_SDA,I2C0_SCL */
					0x10 0x00002200 0x0000ff00
				>;
			};
87 88 89 90 91 92
			i2c1_pins: pinmux_i2c1_pins {
				pinctrl-single,bits = <
					/* I2C1_SDA, I2C1_SCL */
					0x10 0x00440000 0x00ff0000
				>;
			};
93 94 95 96 97 98 99 100 101
			mmc0_pins: pinmux_mmc_pins {
				pinctrl-single,bits = <
					/* MMCSD0_DAT[3] MMCSD0_DAT[2]
					 * MMCSD0_DAT[1] MMCSD0_DAT[0]
					 * MMCSD0_CMD    MMCSD0_CLK
					 */
					0x28 0x00222222  0x00ffffff
				>;
			};
102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143
			ehrpwm0a_pins: pinmux_ehrpwm0a_pins {
				pinctrl-single,bits = <
					/* EPWM0A */
					0xc 0x00000002 0x0000000f
				>;
			};
			ehrpwm0b_pins: pinmux_ehrpwm0b_pins {
				pinctrl-single,bits = <
					/* EPWM0B */
					0xc 0x00000020 0x000000f0
				>;
			};
			ehrpwm1a_pins: pinmux_ehrpwm1a_pins {
				pinctrl-single,bits = <
					/* EPWM1A */
					0x14 0x00000002 0x0000000f
				>;
			};
			ehrpwm1b_pins: pinmux_ehrpwm1b_pins {
				pinctrl-single,bits = <
					/* EPWM1B */
					0x14 0x00000020 0x000000f0
				>;
			};
			ecap0_pins: pinmux_ecap0_pins {
				pinctrl-single,bits = <
					/* ECAP0_APWM0 */
					0x8 0x20000000 0xf0000000
				>;
			};
			ecap1_pins: pinmux_ecap1_pins {
				pinctrl-single,bits = <
					/* ECAP1_APWM1 */
					0x4 0x40000000 0xf0000000
				>;
			};
			ecap2_pins: pinmux_ecap2_pins {
				pinctrl-single,bits = <
					/* ECAP2_APWM2 */
					0x4 0x00000004 0x0000000f
				>;
			};
144 145 146 147 148 149 150 151 152 153 154 155 156
			spi0_pins: pinmux_spi0_pins {
				pinctrl-single,bits = <
					/* SIMO, SOMI, CLK */
					0xc 0x00001101 0x0000ff0f
				>;
			};
			spi0_cs0_pin: pinmux_spi0_cs0 {
				pinctrl-single,bits = <
					/* CS0 */
					0x10 0x00000010 0x000000f0
				>;
			};
			spi1_pins: pinmux_spi1_pins {
157 158 159 160 161 162 163 164 165 166 167
				pinctrl-single,bits = <
					/* SIMO, SOMI, CLK */
					0x14 0x00110100 0x00ff0f00
				>;
			};
			spi1_cs0_pin: pinmux_spi1_cs0 {
				pinctrl-single,bits = <
					/* CS0 */
					0x14 0x00000010 0x000000f0
				>;
			};
168 169 170 171 172 173
			mdio_pins: pinmux_mdio_pins {
				pinctrl-single,bits = <
					/* MDIO_CLK, MDIO_D */
					0x10 0x00000088 0x000000ff
				>;
			};
174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189
			mii_pins: pinmux_mii_pins {
				pinctrl-single,bits = <
					/*
					 * MII_TXEN, MII_TXCLK, MII_COL
					 * MII_TXD_3, MII_TXD_2, MII_TXD_1
					 * MII_TXD_0
					 */
					0x8 0x88888880 0xfffffff0
					/*
					 * MII_RXER, MII_CRS, MII_RXCLK
					 * MII_RXDV, MII_RXD_3, MII_RXD_2
					 * MII_RXD_1, MII_RXD_0
					 */
					0xc 0x88888888 0xffffffff
				>;
			};
190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210
			lcd_pins: pinmux_lcd_pins {
				pinctrl-single,bits = <
					/*
					 * LCD_D[2], LCD_D[3], LCD_D[4], LCD_D[5],
					 * LCD_D[6], LCD_D[7]
					 */
					0x40 0x22222200 0xffffff00
					/*
					 * LCD_D[10], LCD_D[11], LCD_D[12], LCD_D[13],
					 * LCD_D[14], LCD_D[15], LCD_D[0], LCD_D[1]
					 */
					0x44 0x22222222 0xffffffff
					/* LCD_D[8], LCD_D[9] */
					0x48 0x00000022 0x000000ff

					/* LCD_PCLK */
					0x48 0x02000000 0x0f000000
					/* LCD_AC_ENB_CS, LCD_VSYNC, LCD_HSYNC */
					0x4c 0x02000022 0x0f0000ff
				>;
			};
211 212 213 214 215 216 217 218
			vpif_capture_pins: vpif_capture_pins {
				pinctrl-single,bits = <
					/* VP_DIN[2..7], VP_CLKIN1, VP_CLKIN0 */
					0x38 0x11111111 0xffffffff
					/* VP_DIN[10..15,0..1] */
					0x3c 0x11111111 0xffffffff
					/* VP_DIN[8..9] */
					0x40 0x00000011 0x000000ff
219 220 221 222 223 224 225 226 227 228 229 230 231 232 233
				>;
			};
			vpif_display_pins: vpif_display_pins {
				pinctrl-single,bits = <
					/* VP_DOUT[2..7] */
					0x40 0x11111100 0xffffff00
					/* VP_DOUT[10..15,0..1] */
					0x44 0x11111111 0xffffffff
					/*  VP_DOUT[8..9] */
					0x48 0x00000011 0x000000ff
					/*
					 * VP_CLKOUT3, VP_CLKIN3,
					 * VP_CLKOUT2, VP_CLKIN2
					 */
					0x4c 0x00111100 0x00ffff00
234 235
				>;
			};
236
		};
237 238 239
		prictrl: priority-controller@14110 {
			compatible = "ti,da850-mstpri";
			reg = <0x14110 0x0c>;
240
			status = "disabled";
241
		};
242 243 244 245 246 247 248 249 250 251
		cfgchip: chip-controller@1417c {
			compatible = "ti,da830-cfgchip", "syscon", "simple-mfd";
			reg = <0x1417c 0x14>;

			usb_phy: usb-phy {
				compatible = "ti,da830-usb-phy";
				#phy-cells = <1>;
				status = "disabled";
			};
		};
252
		edma0: edma@0 {
253
			compatible = "ti,edma3-tpcc";
254 255
			/* eDMA3 CC0: 0x01c0 0000 - 0x01c0 7fff */
			reg =	<0x0 0x8000>;
256 257 258 259 260 261 262
			reg-names = "edma3_cc";
			interrupts = <11 12>;
			interrupt-names = "edma3_ccint", "edma3_ccerrint";
			#dma-cells = <2>;

			ti,tptcs = <&edma0_tptc0 7>, <&edma0_tptc1 0>;
		};
263
		edma0_tptc0: tptc@8000 {
264 265 266 267 268
			compatible = "ti,edma3-tptc";
			reg =	<0x8000 0x400>;
			interrupts = <13>;
			interrupt-names = "edm3_tcerrint";
		};
269
		edma0_tptc1: tptc@8400 {
270 271 272 273
			compatible = "ti,edma3-tptc";
			reg =	<0x8400 0x400>;
			interrupts = <32>;
			interrupt-names = "edm3_tcerrint";
274
		};
275
		edma1: edma@230000 {
P
Peter Ujfalusi 已提交
276 277 278 279 280 281 282 283 284 285
			compatible = "ti,edma3-tpcc";
			/* eDMA3 CC1: 0x01e3 0000 - 0x01e3 7fff */
			reg =	<0x230000 0x8000>;
			reg-names = "edma3_cc";
			interrupts = <93 94>;
			interrupt-names = "edma3_ccint", "edma3_ccerrint";
			#dma-cells = <2>;

			ti,tptcs = <&edma1_tptc0 7>;
		};
286
		edma1_tptc0: tptc@238000 {
P
Peter Ujfalusi 已提交
287 288 289 290 291
			compatible = "ti,edma3-tptc";
			reg =	<0x238000 0x400>;
			interrupts = <95>;
			interrupt-names = "edm3_tcerrint";
		};
292
		serial0: serial@42000 {
293
			compatible = "ti,da830-uart", "ns16550a";
294
			reg = <0x42000 0x100>;
295
			reg-io-width = <4>;
296 297 298 299
			reg-shift = <2>;
			interrupts = <25>;
			status = "disabled";
		};
300
		serial1: serial@10c000 {
301
			compatible = "ti,da830-uart", "ns16550a";
302
			reg = <0x10c000 0x100>;
303
			reg-io-width = <4>;
304 305 306 307
			reg-shift = <2>;
			interrupts = <53>;
			status = "disabled";
		};
308
		serial2: serial@10d000 {
309
			compatible = "ti,da830-uart", "ns16550a";
310
			reg = <0x10d000 0x100>;
311
			reg-io-width = <4>;
312 313 314 315
			reg-shift = <2>;
			interrupts = <61>;
			status = "disabled";
		};
316
		rtc0: rtc@23000 {
317 318 319 320 321 322
			compatible = "ti,da830-rtc";
			reg = <0x23000 0x1000>;
			interrupts = <19
				      19>;
			status = "disabled";
		};
323
		i2c0: i2c@22000 {
324 325 326 327 328 329 330
			compatible = "ti,davinci-i2c";
			reg = <0x22000 0x1000>;
			interrupts = <15>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};
331 332 333 334 335 336 337 338
		i2c1: i2c@228000 {
			compatible = "ti,davinci-i2c";
			reg = <0x228000 0x1000>;
			interrupts = <51>;
			#address-cells = <1>;
			#size-cells = <0>;
			status = "disabled";
		};
339
		wdt: wdt@21000 {
340 341 342 343
			compatible = "ti,davinci-wdt";
			reg = <0x21000 0x1000>;
			status = "disabled";
		};
344
		mmc0: mmc@40000 {
345 346
			compatible = "ti,da830-mmc";
			reg = <0x40000 0x1000>;
347 348
			cap-sd-highspeed;
			cap-mmc-highspeed;
349
			interrupts = <16>;
350 351
			dmas = <&edma0 16 0>, <&edma0 17 0>;
			dma-names = "rx", "tx";
352 353
			status = "disabled";
		};
354 355 356 357 358 359 360 361 362 363 364 365
		vpif: video@217000 {
			compatible = "ti,da850-vpif";
			reg = <0x217000 0x1000>;
			interrupts = <92>;
			status = "disabled";

			/* VPIF capture port */
			port {
				#address-cells = <1>;
				#size-cells = <0>;
			};
		};
366
		mmc1: mmc@21b000 {
367 368
			compatible = "ti,da830-mmc";
			reg = <0x21b000 0x1000>;
369 370
			cap-sd-highspeed;
			cap-mmc-highspeed;
371 372 373 374 375
			interrupts = <72>;
			dmas = <&edma1 28 0>, <&edma1 29 0>;
			dma-names = "rx", "tx";
			status = "disabled";
		};
376
		ehrpwm0: pwm@300000 {
377 378
			compatible = "ti,da850-ehrpwm", "ti,am3352-ehrpwm",
				     "ti,am33xx-ehrpwm";
379 380 381 382
			#pwm-cells = <3>;
			reg = <0x300000 0x2000>;
			status = "disabled";
		};
383
		ehrpwm1: pwm@302000 {
384 385
			compatible = "ti,da850-ehrpwm", "ti,am3352-ehrpwm",
				     "ti,am33xx-ehrpwm";
386 387 388 389
			#pwm-cells = <3>;
			reg = <0x302000 0x2000>;
			status = "disabled";
		};
390
		ecap0: ecap@306000 {
391 392
			compatible = "ti,da850-ecap", "ti,am3352-ecap",
				     "ti,am33xx-ecap";
393 394 395 396
			#pwm-cells = <3>;
			reg = <0x306000 0x80>;
			status = "disabled";
		};
397
		ecap1: ecap@307000 {
398 399
			compatible = "ti,da850-ecap", "ti,am3352-ecap",
				     "ti,am33xx-ecap";
400 401 402 403
			#pwm-cells = <3>;
			reg = <0x307000 0x80>;
			status = "disabled";
		};
404
		ecap2: ecap@308000 {
405 406
			compatible = "ti,da850-ecap", "ti,am3352-ecap",
				     "ti,am33xx-ecap";
407 408 409 410
			#pwm-cells = <3>;
			reg = <0x308000 0x80>;
			status = "disabled";
		};
411 412 413 414 415 416 417 418
		spi0: spi@41000 {
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "ti,da830-spi";
			reg = <0x41000 0x1000>;
			num-cs = <6>;
			ti,davinci-spi-intr-line = <1>;
			interrupts = <20>;
D
David Lechner 已提交
419 420
			dmas = <&edma0 14 0>, <&edma0 15 0>;
			dma-names = "rx", "tx";
421 422
			status = "disabled";
		};
423
		spi1: spi@30e000 {
424 425 426 427 428 429 430
			#address-cells = <1>;
			#size-cells = <0>;
			compatible = "ti,da830-spi";
			reg = <0x30e000 0x1000>;
			num-cs = <4>;
			ti,davinci-spi-intr-line = <1>;
			interrupts = <56>;
431 432
			dmas = <&edma0 18 0>, <&edma0 19 0>;
			dma-names = "rx", "tx";
433 434
			status = "disabled";
		};
435 436 437 438 439 440 441 442 443 444
		usb0: usb@200000 {
			compatible = "ti,da830-musb";
			reg = <0x200000 0x10000>;
			interrupts = <58>;
			interrupt-names = "mc";
			dr_mode = "otg";
			phys = <&usb_phy 0>;
			phy-names = "usb-phy";
			status = "disabled";
		};
445 446 447 448 449 450
		sata: sata@218000 {
			compatible = "ti,da850-ahci";
			reg = <0x218000 0x2000>, <0x22c018 0x4>;
			interrupts = <67>;
			status = "disabled";
		};
451
		mdio: mdio@224000 {
452 453 454 455
			compatible = "ti,davinci_mdio";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0x224000 0x1000>;
456
			status = "disabled";
457
		};
458
		eth0: ethernet@220000 {
459 460 461 462 463 464 465 466 467 468 469 470
			compatible = "ti,davinci-dm6467-emac";
			reg = <0x220000 0x4000>;
			ti,davinci-ctrl-reg-offset = <0x3000>;
			ti,davinci-ctrl-mod-reg-offset = <0x2000>;
			ti,davinci-ctrl-ram-offset = <0>;
			ti,davinci-ctrl-ram-size = <0x2000>;
			local-mac-address = [ 00 00 00 00 00 00 ];
			interrupts = <33
					34
					35
					36
					>;
471
			status = "disabled";
472
		};
473 474 475 476 477 478 479 480
		usb1: usb@225000 {
			compatible = "ti,da830-ohci";
			reg = <0x225000 0x1000>;
			interrupts = <59>;
			phys = <&usb_phy 1>;
			phy-names = "usb-phy";
			status = "disabled";
		};
481
		gpio: gpio@226000 {
K
KV Sujith 已提交
482 483
			compatible = "ti,dm6441-gpio";
			gpio-controller;
484
			#gpio-cells = <2>;
K
KV Sujith 已提交
485 486 487 488 489 490 491 492 493 494
			reg = <0x226000 0x1000>;
			interrupts = <42 IRQ_TYPE_EDGE_BOTH
				43 IRQ_TYPE_EDGE_BOTH 44 IRQ_TYPE_EDGE_BOTH
				45 IRQ_TYPE_EDGE_BOTH 46 IRQ_TYPE_EDGE_BOTH
				47 IRQ_TYPE_EDGE_BOTH 48 IRQ_TYPE_EDGE_BOTH
				49 IRQ_TYPE_EDGE_BOTH 50 IRQ_TYPE_EDGE_BOTH>;
			ti,ngpio = <144>;
			ti,davinci-gpio-unbanked = <0>;
			status = "disabled";
		};
495 496 497 498 499
		pinconf: pin-controller@22c00c {
			compatible = "ti,da850-pupd";
			reg = <0x22c00c 0x8>;
			status = "disabled";
		};
500

501
		mcasp0: mcasp@100000 {
502 503 504 505 506 507 508
			compatible = "ti,da830-mcasp-audio";
			reg = <0x100000 0x2000>,
			      <0x102000 0x400000>;
			reg-names = "mpu", "dat";
			interrupts = <54>;
			interrupt-names = "common";
			status = "disabled";
509 510
			dmas = <&edma0 1 1>,
				<&edma0 0 1>;
511 512
			dma-names = "tx", "rx";
		};
513

514
		lcdc: display@213000 {
515 516 517
			compatible = "ti,da850-tilcdc";
			reg = <0x213000 0x1000>;
			interrupts = <52>;
518
			max-pixelclock = <37500>;
519 520
			status = "disabled";
		};
521
	};
522 523 524 525 526 527 528 529
	aemif: aemif@68000000 {
		compatible = "ti,da850-aemif";
		#address-cells = <2>;
		#size-cells = <1>;

		reg = <0x68000000 0x00008000>;
		ranges = <0 0 0x60000000 0x08000000
			  1 0 0x68000000 0x00008000>;
530 531
		status = "disabled";
	};
532 533 534
	memctrl: memory-controller@b0000000 {
		compatible = "ti,da850-ddr-controller";
		reg = <0xb0000000 0xe8>;
535
		status = "disabled";
536
	};
537
};