realtek.c 5.2 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
/*
 * drivers/net/phy/realtek.c
 *
 * Driver for Realtek PHYs
 *
 * Author: Johnson Leung <r58129@freescale.com>
 *
 * Copyright (c) 2004 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 *
 */
16
#include <linux/bitops.h>
17
#include <linux/phy.h>
18
#include <linux/module.h>
19

20 21 22
#define RTL821x_PHYSR				0x11
#define RTL821x_PHYSR_DUPLEX			BIT(13)
#define RTL821x_PHYSR_SPEED			GENMASK(15, 14)
23

24 25 26 27
#define RTL821x_INER				0x12
#define RTL8211B_INER_INIT			0x6400
#define RTL8211E_INER_LINK_STATUS		BIT(10)
#define RTL8211F_INER_LINK_STATUS		BIT(4)
28

29
#define RTL821x_INSR				0x13
30

31
#define RTL821x_PAGE_SELECT			0x1f
32

33
#define RTL8211F_INSR				0x1d
34

35 36 37 38
#define RTL8211F_TX_DELAY			BIT(8)

#define RTL8201F_ISR				0x1e
#define RTL8201F_IER				0x13
39

40 41 42 43
MODULE_DESCRIPTION("Realtek PHY driver");
MODULE_AUTHOR("Johnson Leung");
MODULE_LICENSE("GPL");

44
static int rtl821x_read_page(struct phy_device *phydev)
45
{
46
	return __phy_read(phydev, RTL821x_PAGE_SELECT);
47 48
}

49
static int rtl821x_write_page(struct phy_device *phydev, int page)
50
{
51
	return __phy_write(phydev, RTL821x_PAGE_SELECT, page);
52 53
}

54 55 56 57 58 59 60 61 62
static int rtl8201_ack_interrupt(struct phy_device *phydev)
{
	int err;

	err = phy_read(phydev, RTL8201F_ISR);

	return (err < 0) ? err : 0;
}

63 64 65 66 67 68 69 70 71
static int rtl821x_ack_interrupt(struct phy_device *phydev)
{
	int err;

	err = phy_read(phydev, RTL821x_INSR);

	return (err < 0) ? err : 0;
}

72 73 74 75
static int rtl8211f_ack_interrupt(struct phy_device *phydev)
{
	int err;

76
	err = phy_read_paged(phydev, 0xa43, RTL8211F_INSR);
77 78 79 80

	return (err < 0) ? err : 0;
}

81 82
static int rtl8201_config_intr(struct phy_device *phydev)
{
83
	u16 val;
84 85

	if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
86
		val = BIT(13) | BIT(12) | BIT(11);
87
	else
88
		val = 0;
89

90
	return phy_write_paged(phydev, 0x7, RTL8201F_IER, val);
91 92
}

93
static int rtl8211b_config_intr(struct phy_device *phydev)
94 95 96 97 98
{
	int err;

	if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
		err = phy_write(phydev, RTL821x_INER,
99
				RTL8211B_INER_INIT);
100 101 102 103 104 105
	else
		err = phy_write(phydev, RTL821x_INER, 0);

	return err;
}

106 107 108 109 110 111
static int rtl8211e_config_intr(struct phy_device *phydev)
{
	int err;

	if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
		err = phy_write(phydev, RTL821x_INER,
112
				RTL8211E_INER_LINK_STATUS);
113 114 115 116 117 118
	else
		err = phy_write(phydev, RTL821x_INER, 0);

	return err;
}

119 120
static int rtl8211f_config_intr(struct phy_device *phydev)
{
121
	u16 val;
122 123

	if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
124
		val = RTL8211F_INER_LINK_STATUS;
125
	else
126
		val = 0;
127

128
	return phy_write_paged(phydev, 0xa42, RTL821x_INER, val);
129 130 131 132 133
}

static int rtl8211f_config_init(struct phy_device *phydev)
{
	int ret;
134
	u16 val = 0;
135 136 137 138 139

	ret = genphy_config_init(phydev);
	if (ret < 0)
		return ret;

140 141 142
	/* enable TX-delay for rgmii-id and rgmii-txid, otherwise disable it */
	if (phydev->interface == PHY_INTERFACE_MODE_RGMII_ID ||
	    phydev->interface == PHY_INTERFACE_MODE_RGMII_TXID)
143
		val = RTL8211F_TX_DELAY;
144

145
	return phy_modify_paged(phydev, 0xd08, 0x11, RTL8211F_TX_DELAY, val);
146 147
}

148 149 150 151 152 153 154
static struct phy_driver realtek_drvs[] = {
	{
		.phy_id         = 0x00008201,
		.name           = "RTL8201CP Ethernet",
		.phy_id_mask    = 0x0000ffff,
		.features       = PHY_BASIC_FEATURES,
		.flags          = PHY_HAS_INTERRUPT,
155 156 157 158 159 160 161 162 163 164
	}, {
		.phy_id		= 0x001cc816,
		.name		= "RTL8201F 10/100Mbps Ethernet",
		.phy_id_mask	= 0x001fffff,
		.features	= PHY_BASIC_FEATURES,
		.flags		= PHY_HAS_INTERRUPT,
		.ack_interrupt	= &rtl8201_ack_interrupt,
		.config_intr	= &rtl8201_config_intr,
		.suspend	= genphy_suspend,
		.resume		= genphy_resume,
165 166
		.read_page	= rtl821x_read_page,
		.write_page	= rtl821x_write_page,
167 168 169 170 171 172 173 174
	}, {
		.phy_id		= 0x001cc912,
		.name		= "RTL8211B Gigabit Ethernet",
		.phy_id_mask	= 0x001fffff,
		.features	= PHY_GBIT_FEATURES,
		.flags		= PHY_HAS_INTERRUPT,
		.ack_interrupt	= &rtl821x_ack_interrupt,
		.config_intr	= &rtl8211b_config_intr,
175 176 177 178 179 180 181 182 183 184
	}, {
		.phy_id		= 0x001cc914,
		.name		= "RTL8211DN Gigabit Ethernet",
		.phy_id_mask	= 0x001fffff,
		.features	= PHY_GBIT_FEATURES,
		.flags		= PHY_HAS_INTERRUPT,
		.ack_interrupt	= rtl821x_ack_interrupt,
		.config_intr	= rtl8211e_config_intr,
		.suspend	= genphy_suspend,
		.resume		= genphy_resume,
185 186 187 188 189 190 191 192 193 194
	}, {
		.phy_id		= 0x001cc915,
		.name		= "RTL8211E Gigabit Ethernet",
		.phy_id_mask	= 0x001fffff,
		.features	= PHY_GBIT_FEATURES,
		.flags		= PHY_HAS_INTERRUPT,
		.ack_interrupt	= &rtl821x_ack_interrupt,
		.config_intr	= &rtl8211e_config_intr,
		.suspend	= genphy_suspend,
		.resume		= genphy_resume,
195 196 197 198 199 200 201 202 203 204 205
	}, {
		.phy_id		= 0x001cc916,
		.name		= "RTL8211F Gigabit Ethernet",
		.phy_id_mask	= 0x001fffff,
		.features	= PHY_GBIT_FEATURES,
		.flags		= PHY_HAS_INTERRUPT,
		.config_init	= &rtl8211f_config_init,
		.ack_interrupt	= &rtl8211f_ack_interrupt,
		.config_intr	= &rtl8211f_config_intr,
		.suspend	= genphy_suspend,
		.resume		= genphy_resume,
206 207
		.read_page	= rtl821x_read_page,
		.write_page	= rtl821x_write_page,
208
	},
209 210
};

211
module_phy_driver(realtek_drvs);
212

213
static struct mdio_device_id __maybe_unused realtek_tbl[] = {
214
	{ 0x001cc816, 0x001fffff },
215
	{ 0x001cc912, 0x001fffff },
216
	{ 0x001cc914, 0x001fffff },
217
	{ 0x001cc915, 0x001fffff },
218
	{ 0x001cc916, 0x001fffff },
219 220 221 222
	{ }
};

MODULE_DEVICE_TABLE(mdio, realtek_tbl);