realtek.c 5.4 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
/*
 * drivers/net/phy/realtek.c
 *
 * Driver for Realtek PHYs
 *
 * Author: Johnson Leung <r58129@freescale.com>
 *
 * Copyright (c) 2004 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 *
 */
16
#include <linux/bitops.h>
17
#include <linux/phy.h>
18
#include <linux/module.h>
19 20

#define RTL821x_PHYSR		0x11
21 22
#define RTL821x_PHYSR_DUPLEX	BIT(13)
#define RTL821x_PHYSR_SPEED	GENMASK(15, 14)
23

24
#define RTL821x_INER		0x12
25
#define RTL8211B_INER_INIT	0x6400
26 27 28
#define RTL8211E_INER_LINK_STATUS	BIT(10)
#define RTL8211F_INER_LINK_STATUS	BIT(4)

29
#define RTL821x_INSR		0x13
30

31
#define RTL821x_PAGE_SELECT	0x1f
32

33
#define RTL8211F_INSR		0x1d
34
#define RTL8211F_TX_DELAY	BIT(8)
35

36 37 38
#define RTL8201F_ISR		0x1e
#define RTL8201F_IER		0x13

39 40 41 42
MODULE_DESCRIPTION("Realtek PHY driver");
MODULE_AUTHOR("Johnson Leung");
MODULE_LICENSE("GPL");

43 44 45 46 47 48 49 50 51
static int rtl8201_ack_interrupt(struct phy_device *phydev)
{
	int err;

	err = phy_read(phydev, RTL8201F_ISR);

	return (err < 0) ? err : 0;
}

52 53 54 55 56 57 58 59 60
static int rtl821x_ack_interrupt(struct phy_device *phydev)
{
	int err;

	err = phy_read(phydev, RTL821x_INSR);

	return (err < 0) ? err : 0;
}

61 62 63 64
static int rtl8211f_ack_interrupt(struct phy_device *phydev)
{
	int err;

65
	phy_write(phydev, RTL821x_PAGE_SELECT, 0xa43);
66 67
	err = phy_read(phydev, RTL8211F_INSR);
	/* restore to default page 0 */
68
	phy_write(phydev, RTL821x_PAGE_SELECT, 0x0);
69 70 71 72

	return (err < 0) ? err : 0;
}

73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91
static int rtl8201_config_intr(struct phy_device *phydev)
{
	int err;

	/* switch to page 7 */
	phy_write(phydev, RTL821x_PAGE_SELECT, 0x7);

	if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
		err = phy_write(phydev, RTL8201F_IER,
				BIT(13) | BIT(12) | BIT(11));
	else
		err = phy_write(phydev, RTL8201F_IER, 0);

	/* restore to default page 0 */
	phy_write(phydev, RTL821x_PAGE_SELECT, 0x0);

	return err;
}

92
static int rtl8211b_config_intr(struct phy_device *phydev)
93 94 95 96 97
{
	int err;

	if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
		err = phy_write(phydev, RTL821x_INER,
98
				RTL8211B_INER_INIT);
99 100 101 102 103 104
	else
		err = phy_write(phydev, RTL821x_INER, 0);

	return err;
}

105 106 107 108 109 110
static int rtl8211e_config_intr(struct phy_device *phydev)
{
	int err;

	if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
		err = phy_write(phydev, RTL821x_INER,
111
				RTL8211E_INER_LINK_STATUS);
112 113 114 115 116 117
	else
		err = phy_write(phydev, RTL821x_INER, 0);

	return err;
}

118 119 120 121
static int rtl8211f_config_intr(struct phy_device *phydev)
{
	int err;

122
	phy_write(phydev, RTL821x_PAGE_SELECT, 0xa42);
123 124 125 126 127
	if (phydev->interrupts == PHY_INTERRUPT_ENABLED)
		err = phy_write(phydev, RTL821x_INER,
				RTL8211F_INER_LINK_STATUS);
	else
		err = phy_write(phydev, RTL821x_INER, 0);
128
	phy_write(phydev, RTL821x_PAGE_SELECT, 0);
129 130 131 132 133 134 135 136 137 138 139 140 141

	return err;
}

static int rtl8211f_config_init(struct phy_device *phydev)
{
	int ret;
	u16 reg;

	ret = genphy_config_init(phydev);
	if (ret < 0)
		return ret;

142
	phy_write(phydev, RTL821x_PAGE_SELECT, 0xd08);
143 144 145 146 147
	reg = phy_read(phydev, 0x11);

	/* enable TX-delay for rgmii-id and rgmii-txid, otherwise disable it */
	if (phydev->interface == PHY_INTERFACE_MODE_RGMII_ID ||
	    phydev->interface == PHY_INTERFACE_MODE_RGMII_TXID)
148
		reg |= RTL8211F_TX_DELAY;
149 150 151 152 153
	else
		reg &= ~RTL8211F_TX_DELAY;

	phy_write(phydev, 0x11, reg);
	/* restore to default page 0 */
154
	phy_write(phydev, RTL821x_PAGE_SELECT, 0x0);
155 156 157 158

	return 0;
}

159 160 161 162 163 164 165
static struct phy_driver realtek_drvs[] = {
	{
		.phy_id         = 0x00008201,
		.name           = "RTL8201CP Ethernet",
		.phy_id_mask    = 0x0000ffff,
		.features       = PHY_BASIC_FEATURES,
		.flags          = PHY_HAS_INTERRUPT,
166 167 168 169 170 171 172 173 174 175
	}, {
		.phy_id		= 0x001cc816,
		.name		= "RTL8201F 10/100Mbps Ethernet",
		.phy_id_mask	= 0x001fffff,
		.features	= PHY_BASIC_FEATURES,
		.flags		= PHY_HAS_INTERRUPT,
		.ack_interrupt	= &rtl8201_ack_interrupt,
		.config_intr	= &rtl8201_config_intr,
		.suspend	= genphy_suspend,
		.resume		= genphy_resume,
176 177 178 179 180 181 182 183
	}, {
		.phy_id		= 0x001cc912,
		.name		= "RTL8211B Gigabit Ethernet",
		.phy_id_mask	= 0x001fffff,
		.features	= PHY_GBIT_FEATURES,
		.flags		= PHY_HAS_INTERRUPT,
		.ack_interrupt	= &rtl821x_ack_interrupt,
		.config_intr	= &rtl8211b_config_intr,
184 185 186 187 188 189 190 191 192 193
	}, {
		.phy_id		= 0x001cc914,
		.name		= "RTL8211DN Gigabit Ethernet",
		.phy_id_mask	= 0x001fffff,
		.features	= PHY_GBIT_FEATURES,
		.flags		= PHY_HAS_INTERRUPT,
		.ack_interrupt	= rtl821x_ack_interrupt,
		.config_intr	= rtl8211e_config_intr,
		.suspend	= genphy_suspend,
		.resume		= genphy_resume,
194 195 196 197 198 199 200 201 202 203
	}, {
		.phy_id		= 0x001cc915,
		.name		= "RTL8211E Gigabit Ethernet",
		.phy_id_mask	= 0x001fffff,
		.features	= PHY_GBIT_FEATURES,
		.flags		= PHY_HAS_INTERRUPT,
		.ack_interrupt	= &rtl821x_ack_interrupt,
		.config_intr	= &rtl8211e_config_intr,
		.suspend	= genphy_suspend,
		.resume		= genphy_resume,
204 205 206 207 208 209 210 211 212 213 214
	}, {
		.phy_id		= 0x001cc916,
		.name		= "RTL8211F Gigabit Ethernet",
		.phy_id_mask	= 0x001fffff,
		.features	= PHY_GBIT_FEATURES,
		.flags		= PHY_HAS_INTERRUPT,
		.config_init	= &rtl8211f_config_init,
		.ack_interrupt	= &rtl8211f_ack_interrupt,
		.config_intr	= &rtl8211f_config_intr,
		.suspend	= genphy_suspend,
		.resume		= genphy_resume,
215
	},
216 217
};

218
module_phy_driver(realtek_drvs);
219

220
static struct mdio_device_id __maybe_unused realtek_tbl[] = {
221
	{ 0x001cc816, 0x001fffff },
222
	{ 0x001cc912, 0x001fffff },
223
	{ 0x001cc914, 0x001fffff },
224
	{ 0x001cc915, 0x001fffff },
225
	{ 0x001cc916, 0x001fffff },
226 227 228 229
	{ }
};

MODULE_DEVICE_TABLE(mdio, realtek_tbl);