regcache.c 9.7 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13
/*
 * Register cache access API
 *
 * Copyright 2011 Wolfson Microelectronics plc
 *
 * Author: Dimitris Papastamos <dp@opensource.wolfsonmicro.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <linux/slab.h>
14
#include <linux/export.h>
15
#include <trace/events/regmap.h>
16
#include <linux/bsearch.h>
17
#include <linux/sort.h>
18 19 20 21

#include "internal.h"

static const struct regcache_ops *cache_types[] = {
22
	&regcache_rbtree_ops,
23
	&regcache_lzo_ops,
24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62
};

static int regcache_hw_init(struct regmap *map)
{
	int i, j;
	int ret;
	int count;
	unsigned int val;
	void *tmp_buf;

	if (!map->num_reg_defaults_raw)
		return -EINVAL;

	if (!map->reg_defaults_raw) {
		dev_warn(map->dev, "No cache defaults, reading back from HW\n");
		tmp_buf = kmalloc(map->cache_size_raw, GFP_KERNEL);
		if (!tmp_buf)
			return -EINVAL;
		ret = regmap_bulk_read(map, 0, tmp_buf,
				       map->num_reg_defaults_raw);
		if (ret < 0) {
			kfree(tmp_buf);
			return ret;
		}
		map->reg_defaults_raw = tmp_buf;
		map->cache_free = 1;
	}

	/* calculate the size of reg_defaults */
	for (count = 0, i = 0; i < map->num_reg_defaults_raw; i++) {
		val = regcache_get_val(map->reg_defaults_raw,
				       i, map->cache_word_size);
		if (!val)
			continue;
		count++;
	}

	map->reg_defaults = kmalloc(count * sizeof(struct reg_default),
				      GFP_KERNEL);
63 64 65 66
	if (!map->reg_defaults) {
		ret = -ENOMEM;
		goto err_free;
	}
67 68 69 70 71 72 73 74 75 76 77 78 79 80

	/* fill the reg_defaults */
	map->num_reg_defaults = count;
	for (i = 0, j = 0; i < map->num_reg_defaults_raw; i++) {
		val = regcache_get_val(map->reg_defaults_raw,
				       i, map->cache_word_size);
		if (!val)
			continue;
		map->reg_defaults[j].reg = i;
		map->reg_defaults[j].def = val;
		j++;
	}

	return 0;
81 82 83 84 85 86

err_free:
	if (map->cache_free)
		kfree(map->reg_defaults_raw);

	return ret;
87 88
}

89
int regcache_init(struct regmap *map, const struct regmap_config *config)
90 91 92 93 94
{
	int ret;
	int i;
	void *tmp_buf;

95 96
	if (map->cache_type == REGCACHE_NONE) {
		map->cache_bypass = true;
97
		return 0;
98
	}
99 100 101 102 103 104 105 106 107 108 109

	for (i = 0; i < ARRAY_SIZE(cache_types); i++)
		if (cache_types[i]->type == map->cache_type)
			break;

	if (i == ARRAY_SIZE(cache_types)) {
		dev_err(map->dev, "Could not match compress type: %d\n",
			map->cache_type);
		return -EINVAL;
	}

110 111 112
	map->num_reg_defaults = config->num_reg_defaults;
	map->num_reg_defaults_raw = config->num_reg_defaults_raw;
	map->reg_defaults_raw = config->reg_defaults_raw;
113 114
	map->cache_word_size = DIV_ROUND_UP(config->val_bits, 8);
	map->cache_size_raw = map->cache_word_size * config->num_reg_defaults_raw;
115

116 117 118 119 120 121 122 123 124 125 126 127
	map->cache = NULL;
	map->cache_ops = cache_types[i];

	if (!map->cache_ops->read ||
	    !map->cache_ops->write ||
	    !map->cache_ops->name)
		return -EINVAL;

	/* We still need to ensure that the reg_defaults
	 * won't vanish from under us.  We'll need to make
	 * a copy of it.
	 */
128
	if (config->reg_defaults) {
129 130
		if (!map->num_reg_defaults)
			return -EINVAL;
131
		tmp_buf = kmemdup(config->reg_defaults, map->num_reg_defaults *
132 133 134 135
				  sizeof(struct reg_default), GFP_KERNEL);
		if (!tmp_buf)
			return -ENOMEM;
		map->reg_defaults = tmp_buf;
136
	} else if (map->num_reg_defaults_raw) {
M
Mark Brown 已提交
137
		/* Some devices such as PMICs don't have cache defaults,
138 139 140 141 142 143 144 145 146 147 148 149 150 151
		 * we cope with this by reading back the HW registers and
		 * crafting the cache defaults by hand.
		 */
		ret = regcache_hw_init(map);
		if (ret < 0)
			return ret;
	}

	if (!map->max_register)
		map->max_register = map->num_reg_defaults_raw;

	if (map->cache_ops->init) {
		dev_dbg(map->dev, "Initializing %s cache\n",
			map->cache_ops->name);
152 153 154
		ret = map->cache_ops->init(map);
		if (ret)
			goto err_free;
155 156
	}
	return 0;
157 158 159 160 161 162 163

err_free:
	kfree(map->reg_defaults);
	if (map->cache_free)
		kfree(map->reg_defaults_raw);

	return ret;
164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195
}

void regcache_exit(struct regmap *map)
{
	if (map->cache_type == REGCACHE_NONE)
		return;

	BUG_ON(!map->cache_ops);

	kfree(map->reg_defaults);
	if (map->cache_free)
		kfree(map->reg_defaults_raw);

	if (map->cache_ops->exit) {
		dev_dbg(map->dev, "Destroying %s cache\n",
			map->cache_ops->name);
		map->cache_ops->exit(map);
	}
}

/**
 * regcache_read: Fetch the value of a given register from the cache.
 *
 * @map: map to configure.
 * @reg: The register index.
 * @value: The value to be returned.
 *
 * Return a negative value on failure, 0 on success.
 */
int regcache_read(struct regmap *map,
		  unsigned int reg, unsigned int *value)
{
196 197
	int ret;

198 199 200 201 202
	if (map->cache_type == REGCACHE_NONE)
		return -ENOSYS;

	BUG_ON(!map->cache_ops);

203 204 205 206 207 208 209 210
	if (!regmap_volatile(map, reg)) {
		ret = map->cache_ops->read(map, reg, value);

		if (ret == 0)
			trace_regmap_reg_read_cache(map->dev, reg, *value);

		return ret;
	}
211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253

	return -EINVAL;
}

/**
 * regcache_write: Set the value of a given register in the cache.
 *
 * @map: map to configure.
 * @reg: The register index.
 * @value: The new register value.
 *
 * Return a negative value on failure, 0 on success.
 */
int regcache_write(struct regmap *map,
		   unsigned int reg, unsigned int value)
{
	if (map->cache_type == REGCACHE_NONE)
		return 0;

	BUG_ON(!map->cache_ops);

	if (!regmap_writeable(map, reg))
		return -EIO;

	if (!regmap_volatile(map, reg))
		return map->cache_ops->write(map, reg, value);

	return 0;
}

/**
 * regcache_sync: Sync the register cache with the hardware.
 *
 * @map: map to configure.
 *
 * Any registers that should not be synced should be marked as
 * volatile.  In general drivers can choose not to use the provided
 * syncing functionality if they so require.
 *
 * Return a negative value on failure, 0 on success.
 */
int regcache_sync(struct regmap *map)
{
254 255 256
	int ret = 0;
	unsigned int val;
	unsigned int i;
257
	const char *name;
258
	unsigned int bypass;
259

260 261
	BUG_ON(!map->cache_ops);

262
	mutex_lock(&map->lock);
263 264
	/* Remember the initial bypass state */
	bypass = map->cache_bypass;
265 266 267 268
	dev_dbg(map->dev, "Syncing %s cache\n",
		map->cache_ops->name);
	name = map->cache_ops->name;
	trace_regcache_sync(map->dev, name, "start");
269 270
	if (!map->cache_dirty)
		goto out;
271
	if (map->cache_ops->sync) {
272
		ret = map->cache_ops->sync(map);
273 274 275 276 277
	} else {
		for (i = 0; i < map->num_reg_defaults; i++) {
			ret = regcache_read(map, i, &val);
			if (ret < 0)
				goto out;
278
			map->cache_bypass = 1;
279
			ret = _regmap_write(map, i, val);
280
			map->cache_bypass = 0;
281 282 283 284 285 286 287
			if (ret < 0)
				goto out;
			dev_dbg(map->dev, "Synced register %#x, value %#x\n",
				map->reg_defaults[i].reg,
				map->reg_defaults[i].def);
		}

288
	}
289 290
out:
	trace_regcache_sync(map->dev, name, "stop");
291 292
	/* Restore the bypass state */
	map->cache_bypass = bypass;
293
	mutex_unlock(&map->lock);
294 295

	return ret;
296 297 298
}
EXPORT_SYMBOL_GPL(regcache_sync);

299 300 301 302 303 304 305 306 307 308 309 310 311 312
/**
 * regcache_cache_only: Put a register map into cache only mode
 *
 * @map: map to configure
 * @cache_only: flag if changes should be written to the hardware
 *
 * When a register map is marked as cache only writes to the register
 * map API will only update the register cache, they will not cause
 * any hardware changes.  This is useful for allowing portions of
 * drivers to act as though the device were functioning as normal when
 * it is disabled for power saving reasons.
 */
void regcache_cache_only(struct regmap *map, bool enable)
{
313
	mutex_lock(&map->lock);
314
	WARN_ON(map->cache_bypass && enable);
315
	map->cache_only = enable;
316
	trace_regmap_cache_only(map->dev, enable);
317
	mutex_unlock(&map->lock);
318 319 320
}
EXPORT_SYMBOL_GPL(regcache_cache_only);

321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337
/**
 * regcache_mark_dirty: Mark the register cache as dirty
 *
 * @map: map to mark
 *
 * Mark the register cache as dirty, for example due to the device
 * having been powered down for suspend.  If the cache is not marked
 * as dirty then the cache sync will be suppressed.
 */
void regcache_mark_dirty(struct regmap *map)
{
	mutex_lock(&map->lock);
	map->cache_dirty = true;
	mutex_unlock(&map->lock);
}
EXPORT_SYMBOL_GPL(regcache_mark_dirty);

338 339 340 341
/**
 * regcache_cache_bypass: Put a register map into cache bypass mode
 *
 * @map: map to configure
D
Dimitris Papastamos 已提交
342
 * @cache_bypass: flag if changes should not be written to the hardware
343 344 345 346 347 348 349 350 351
 *
 * When a register map is marked with the cache bypass option, writes
 * to the register map API will only update the hardware and not the
 * the cache directly.  This is useful when syncing the cache back to
 * the hardware.
 */
void regcache_cache_bypass(struct regmap *map, bool enable)
{
	mutex_lock(&map->lock);
352
	WARN_ON(map->cache_only && enable);
353
	map->cache_bypass = enable;
354
	trace_regmap_cache_bypass(map->dev, enable);
355 356 357 358
	mutex_unlock(&map->lock);
}
EXPORT_SYMBOL_GPL(regcache_cache_bypass);

359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376
bool regcache_set_val(void *base, unsigned int idx,
		      unsigned int val, unsigned int word_size)
{
	switch (word_size) {
	case 1: {
		u8 *cache = base;
		if (cache[idx] == val)
			return true;
		cache[idx] = val;
		break;
	}
	case 2: {
		u16 *cache = base;
		if (cache[idx] == val)
			return true;
		cache[idx] = val;
		break;
	}
377 378 379 380 381 382 383
	case 4: {
		u32 *cache = base;
		if (cache[idx] == val)
			return true;
		cache[idx] = val;
		break;
	}
384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404
	default:
		BUG();
	}
	return false;
}

unsigned int regcache_get_val(const void *base, unsigned int idx,
			      unsigned int word_size)
{
	if (!base)
		return -EINVAL;

	switch (word_size) {
	case 1: {
		const u8 *cache = base;
		return cache[idx];
	}
	case 2: {
		const u16 *cache = base;
		return cache[idx];
	}
405 406 407 408
	case 4: {
		const u32 *cache = base;
		return cache[idx];
	}
409 410 411 412 413 414 415
	default:
		BUG();
	}
	/* unreachable */
	return -1;
}

416
static int regcache_default_cmp(const void *a, const void *b)
417 418 419 420 421 422 423
{
	const struct reg_default *_a = a;
	const struct reg_default *_b = b;

	return _a->reg - _b->reg;
}

424 425 426 427 428 429 430 431 432 433 434 435 436 437
int regcache_lookup_reg(struct regmap *map, unsigned int reg)
{
	struct reg_default key;
	struct reg_default *r;

	key.reg = reg;
	key.def = 0;

	r = bsearch(&key, map->reg_defaults, map->num_reg_defaults,
		    sizeof(struct reg_default), regcache_default_cmp);

	if (r)
		return r - map->reg_defaults;
	else
438
		return -ENOENT;
439
}