i915_gem_context.c 25.4 KB
Newer Older
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75
/*
 * Copyright © 2011-2012 Intel Corporation
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice (including the next
 * paragraph) shall be included in all copies or substantial portions of the
 * Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
 * IN THE SOFTWARE.
 *
 * Authors:
 *    Ben Widawsky <ben@bwidawsk.net>
 *
 */

/*
 * This file implements HW context support. On gen5+ a HW context consists of an
 * opaque GPU object which is referenced at times of context saves and restores.
 * With RC6 enabled, the context is also referenced as the GPU enters and exists
 * from RC6 (GPU has it's own internal power context, except on gen5). Though
 * something like a context does exist for the media ring, the code only
 * supports contexts for the render ring.
 *
 * In software, there is a distinction between contexts created by the user,
 * and the default HW context. The default HW context is used by GPU clients
 * that do not request setup of their own hardware context. The default
 * context's state is never restored to help prevent programming errors. This
 * would happen if a client ran and piggy-backed off another clients GPU state.
 * The default context only exists to give the GPU some offset to load as the
 * current to invoke a save of the context we actually care about. In fact, the
 * code could likely be constructed, albeit in a more complicated fashion, to
 * never use the default context, though that limits the driver's ability to
 * swap out, and/or destroy other contexts.
 *
 * All other contexts are created as a request by the GPU client. These contexts
 * store GPU state, and thus allow GPU clients to not re-emit state (and
 * potentially query certain state) at any time. The kernel driver makes
 * certain that the appropriate commands are inserted.
 *
 * The context life cycle is semi-complicated in that context BOs may live
 * longer than the context itself because of the way the hardware, and object
 * tracking works. Below is a very crude representation of the state machine
 * describing the context life.
 *                                         refcount     pincount     active
 * S0: initial state                          0            0           0
 * S1: context created                        1            0           0
 * S2: context is currently running           2            1           X
 * S3: GPU referenced, but not current        2            0           1
 * S4: context is current, but destroyed      1            1           0
 * S5: like S3, but destroyed                 1            0           1
 *
 * The most common (but not all) transitions:
 * S0->S1: client creates a context
 * S1->S2: client submits execbuf with context
 * S2->S3: other clients submits execbuf with context
 * S3->S1: context object was retired
 * S3->S2: clients submits another execbuf
 * S2->S4: context destroy called with current context
 * S3->S5->S0: destroy path
 * S4->S5->S0: destroy path on current context
 *
 * There are two confusing terms used above:
 *  The "current context" means the context which is currently running on the
D
Damien Lespiau 已提交
76
 *  GPU. The GPU has loaded its state already and has stored away the gtt
77 78 79 80 81 82 83 84 85 86 87
 *  offset of the BO. The GPU is not actively referencing the data at this
 *  offset, but it will on the next context switch. The only way to avoid this
 *  is to do a GPU reset.
 *
 *  An "active context' is one which was previously the "current context" and is
 *  on the active list waiting for the next context switch to occur. Until this
 *  happens, the object must remain at the same gtt offset. It is therefore
 *  possible to destroy a context, but it is still active.
 *
 */

88
#include <linux/log2.h>
89 90
#include <drm/drmP.h>
#include <drm/i915_drm.h>
91
#include "i915_drv.h"
92
#include "i915_trace.h"
93
#include "intel_workarounds.h"
94

95 96
#define ALL_L3_SLICES(dev) (1 << NUM_L3_SLICES(dev)) - 1

97
static void lut_close(struct i915_gem_context *ctx)
98
{
99 100 101 102 103 104 105
	struct i915_lut_handle *lut, *ln;
	struct radix_tree_iter iter;
	void __rcu **slot;

	list_for_each_entry_safe(lut, ln, &ctx->handles_list, ctx_link) {
		list_del(&lut->obj_link);
		kmem_cache_free(ctx->i915->luts, lut);
106 107
	}

108
	rcu_read_lock();
109 110
	radix_tree_for_each_slot(slot, &ctx->handles_vma, &iter, 0) {
		struct i915_vma *vma = rcu_dereference_raw(*slot);
111

112
		radix_tree_iter_delete(&ctx->handles_vma, &iter, slot);
113
		__i915_gem_object_release_unless_active(vma->obj);
114
	}
115
	rcu_read_unlock();
116 117
}

118
static void i915_gem_context_free(struct i915_gem_context *ctx)
119
{
120
	unsigned int n;
121

122
	lockdep_assert_held(&ctx->i915->drm.struct_mutex);
123
	GEM_BUG_ON(!i915_gem_context_is_closed(ctx));
124

125 126
	i915_ppgtt_put(ctx->ppgtt);

127 128
	for (n = 0; n < ARRAY_SIZE(ctx->__engine); n++) {
		struct intel_context *ce = &ctx->__engine[n];
129

130 131
		if (ce->ops)
			ce->ops->destroy(ce);
132 133
	}

134
	kfree(ctx->name);
135
	put_pid(ctx->pid);
136

B
Ben Widawsky 已提交
137
	list_del(&ctx->link);
138

139
	ida_simple_remove(&ctx->i915->contexts.hw_ida, ctx->hw_id);
140
	kfree_rcu(ctx, rcu);
141 142
}

143 144 145
static void contexts_free(struct drm_i915_private *i915)
{
	struct llist_node *freed = llist_del_all(&i915->contexts.free_list);
146
	struct i915_gem_context *ctx, *cn;
147 148 149

	lockdep_assert_held(&i915->drm.struct_mutex);

150
	llist_for_each_entry_safe(ctx, cn, freed, free_link)
151 152 153
		i915_gem_context_free(ctx);
}

154 155 156 157 158 159 160 161 162 163 164 165 166 167 168
static void contexts_free_first(struct drm_i915_private *i915)
{
	struct i915_gem_context *ctx;
	struct llist_node *freed;

	lockdep_assert_held(&i915->drm.struct_mutex);

	freed = llist_del_first(&i915->contexts.free_list);
	if (!freed)
		return;

	ctx = container_of(freed, typeof(*ctx), free_link);
	i915_gem_context_free(ctx);
}

169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188
static void contexts_free_worker(struct work_struct *work)
{
	struct drm_i915_private *i915 =
		container_of(work, typeof(*i915), contexts.free_work);

	mutex_lock(&i915->drm.struct_mutex);
	contexts_free(i915);
	mutex_unlock(&i915->drm.struct_mutex);
}

void i915_gem_context_release(struct kref *ref)
{
	struct i915_gem_context *ctx = container_of(ref, typeof(*ctx), ref);
	struct drm_i915_private *i915 = ctx->i915;

	trace_i915_context_free(ctx);
	if (llist_add(&ctx->free_link, &i915->contexts.free_list))
		queue_work(i915->wq, &i915->contexts.free_work);
}

189 190
static void context_close(struct i915_gem_context *ctx)
{
191
	i915_gem_context_set_closed(ctx);
192

193 194 195 196 197
	/*
	 * The LUT uses the VMA as a backpointer to unref the object,
	 * so we need to clear the LUT before we close all the VMA (inside
	 * the ppgtt).
	 */
198
	lut_close(ctx);
199 200
	if (ctx->ppgtt)
		i915_ppgtt_close(&ctx->ppgtt->base);
201

202 203 204 205
	ctx->file_priv = ERR_PTR(-EBADF);
	i915_gem_context_put(ctx);
}

206 207 208
static int assign_hw_id(struct drm_i915_private *dev_priv, unsigned *out)
{
	int ret;
209 210 211 212 213 214
	unsigned int max;

	if (INTEL_GEN(dev_priv) >= 11)
		max = GEN11_MAX_CONTEXT_HW_ID;
	else
		max = MAX_CONTEXT_HW_ID;
215

216
	ret = ida_simple_get(&dev_priv->contexts.hw_ida,
217
			     0, max, GFP_KERNEL);
218 219 220 221 222
	if (ret < 0) {
		/* Contexts are only released when no longer active.
		 * Flush any pending retires to hopefully release some
		 * stale contexts and try again.
		 */
223
		i915_retire_requests(dev_priv);
224
		ret = ida_simple_get(&dev_priv->contexts.hw_ida,
225
				     0, max, GFP_KERNEL);
226 227 228 229 230 231 232 233
		if (ret < 0)
			return ret;
	}

	*out = ret;
	return 0;
}

234 235
static u32 default_desc_template(const struct drm_i915_private *i915,
				 const struct i915_hw_ppgtt *ppgtt)
236
{
237
	u32 address_mode;
238 239
	u32 desc;

240
	desc = GEN8_CTX_VALID | GEN8_CTX_PRIVILEGE;
241

242 243 244 245 246 247
	address_mode = INTEL_LEGACY_32B_CONTEXT;
	if (ppgtt && i915_vm_is_48bit(&ppgtt->base))
		address_mode = INTEL_LEGACY_64B_CONTEXT;
	desc |= address_mode << GEN8_CTX_ADDRESSING_MODE_SHIFT;

	if (IS_GEN8(i915))
248 249 250 251 252 253 254 255 256 257
		desc |= GEN8_CTX_L3LLC_COHERENT;

	/* TODO: WaDisableLiteRestore when we start using semaphore
	 * signalling between Command Streamers
	 * ring->ctx_desc_template |= GEN8_CTX_FORCE_RESTORE;
	 */

	return desc;
}

258
static struct i915_gem_context *
259
__create_hw_context(struct drm_i915_private *dev_priv,
260
		    struct drm_i915_file_private *file_priv)
261
{
262
	struct i915_gem_context *ctx;
263
	unsigned int n;
T
Tejun Heo 已提交
264
	int ret;
265

266
	ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
267 268
	if (ctx == NULL)
		return ERR_PTR(-ENOMEM);
269

270 271 272 273 274 275
	ret = assign_hw_id(dev_priv, &ctx->hw_id);
	if (ret) {
		kfree(ctx);
		return ERR_PTR(ret);
	}

276
	kref_init(&ctx->ref);
277
	list_add_tail(&ctx->link, &dev_priv->contexts.list);
278
	ctx->i915 = dev_priv;
279
	ctx->sched.priority = I915_PRIORITY_NORMAL;
280

281 282 283 284 285 286
	for (n = 0; n < ARRAY_SIZE(ctx->__engine); n++) {
		struct intel_context *ce = &ctx->__engine[n];

		ce->gem_context = ctx;
	}

287 288
	INIT_RADIX_TREE(&ctx->handles_vma, GFP_KERNEL);
	INIT_LIST_HEAD(&ctx->handles_list);
289

290
	/* Default context will never have a file_priv */
291 292
	ret = DEFAULT_CONTEXT_HANDLE;
	if (file_priv) {
293
		ret = idr_alloc(&file_priv->context_idr, ctx,
294
				DEFAULT_CONTEXT_HANDLE, 0, GFP_KERNEL);
295
		if (ret < 0)
296
			goto err_lut;
297 298
	}
	ctx->user_handle = ret;
299 300

	ctx->file_priv = file_priv;
301
	if (file_priv) {
302
		ctx->pid = get_task_pid(current, PIDTYPE_PID);
303 304 305 306 307 308 309 310 311
		ctx->name = kasprintf(GFP_KERNEL, "%s[%d]/%x",
				      current->comm,
				      pid_nr(ctx->pid),
				      ctx->user_handle);
		if (!ctx->name) {
			ret = -ENOMEM;
			goto err_pid;
		}
	}
312

313 314 315
	/* NB: Mark all slices as needing a remap so that when the context first
	 * loads it will restore whatever remap state already exists. If there
	 * is no remap info, it will be a NOP. */
316
	ctx->remap_slice = ALL_L3_SLICES(dev_priv);
317

318
	i915_gem_context_set_bannable(ctx);
319
	ctx->ring_size = 4 * PAGE_SIZE;
320 321
	ctx->desc_template =
		default_desc_template(dev_priv, dev_priv->mm.aliasing_ppgtt);
322

323 324
	/*
	 * GuC requires the ring to be placed in Non-WOPCM memory. If GuC is not
325 326 327
	 * present or not in use we still need a small bias as ring wraparound
	 * at offset 0 sometimes hangs. No idea why.
	 */
328
	if (USES_GUC(dev_priv))
329
		ctx->ggtt_offset_bias = dev_priv->guc.ggtt_pin_bias;
330
	else
331
		ctx->ggtt_offset_bias = I915_GTT_PAGE_SIZE;
332

333
	return ctx;
334

335 336 337
err_pid:
	put_pid(ctx->pid);
	idr_remove(&file_priv->context_idr, ctx->user_handle);
338
err_lut:
339
	context_close(ctx);
340
	return ERR_PTR(ret);
341 342
}

343 344 345 346 347 348 349
static void __destroy_hw_context(struct i915_gem_context *ctx,
				 struct drm_i915_file_private *file_priv)
{
	idr_remove(&file_priv->context_idr, ctx->user_handle);
	context_close(ctx);
}

350
static struct i915_gem_context *
351
i915_gem_create_context(struct drm_i915_private *dev_priv,
352
			struct drm_i915_file_private *file_priv)
353
{
354
	struct i915_gem_context *ctx;
355

356
	lockdep_assert_held(&dev_priv->drm.struct_mutex);
357

358 359
	/* Reap the most stale context */
	contexts_free_first(dev_priv);
360

361
	ctx = __create_hw_context(dev_priv, file_priv);
362
	if (IS_ERR(ctx))
363
		return ctx;
364

365
	if (USES_FULL_PPGTT(dev_priv)) {
C
Chris Wilson 已提交
366
		struct i915_hw_ppgtt *ppgtt;
367

368
		ppgtt = i915_ppgtt_create(dev_priv, file_priv, ctx->name);
369
		if (IS_ERR(ppgtt)) {
370 371
			DRM_DEBUG_DRIVER("PPGTT setup failed (%ld)\n",
					 PTR_ERR(ppgtt));
372
			__destroy_hw_context(ctx, file_priv);
373
			return ERR_CAST(ppgtt);
374 375 376
		}

		ctx->ppgtt = ppgtt;
377
		ctx->desc_template = default_desc_template(dev_priv, ppgtt);
378
	}
379

380 381
	trace_i915_context_create(ctx);

382
	return ctx;
383 384
}

385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407
/**
 * i915_gem_context_create_gvt - create a GVT GEM context
 * @dev: drm device *
 *
 * This function is used to create a GVT specific GEM context.
 *
 * Returns:
 * pointer to i915_gem_context on success, error pointer if failed
 *
 */
struct i915_gem_context *
i915_gem_context_create_gvt(struct drm_device *dev)
{
	struct i915_gem_context *ctx;
	int ret;

	if (!IS_ENABLED(CONFIG_DRM_I915_GVT))
		return ERR_PTR(-ENODEV);

	ret = i915_mutex_lock_interruptible(dev);
	if (ret)
		return ERR_PTR(ret);

408
	ctx = __create_hw_context(to_i915(dev), NULL);
409 410 411
	if (IS_ERR(ctx))
		goto out;

412
	ctx->file_priv = ERR_PTR(-EBADF);
413 414 415
	i915_gem_context_set_closed(ctx); /* not user accessible */
	i915_gem_context_clear_bannable(ctx);
	i915_gem_context_set_force_single_submission(ctx);
416
	if (!USES_GUC_SUBMISSION(to_i915(dev)))
417
		ctx->ring_size = 512 * PAGE_SIZE; /* Max ring buffer size */
418 419

	GEM_BUG_ON(i915_gem_context_is_kernel(ctx));
420 421 422 423 424
out:
	mutex_unlock(&dev->struct_mutex);
	return ctx;
}

425 426
struct i915_gem_context *
i915_gem_context_create_kernel(struct drm_i915_private *i915, int prio)
427 428 429 430 431 432 433 434
{
	struct i915_gem_context *ctx;

	ctx = i915_gem_create_context(i915, NULL);
	if (IS_ERR(ctx))
		return ctx;

	i915_gem_context_clear_bannable(ctx);
435
	ctx->sched.priority = prio;
436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455
	ctx->ring_size = PAGE_SIZE;

	GEM_BUG_ON(!i915_gem_context_is_kernel(ctx));

	return ctx;
}

static void
destroy_kernel_context(struct i915_gem_context **ctxp)
{
	struct i915_gem_context *ctx;

	/* Keep the context ref so that we can free it immediately ourselves */
	ctx = i915_gem_context_get(fetch_and_zero(ctxp));
	GEM_BUG_ON(!i915_gem_context_is_kernel(ctx));

	context_close(ctx);
	i915_gem_context_free(ctx);
}

456 457 458 459 460
static bool needs_preempt_context(struct drm_i915_private *i915)
{
	return HAS_LOGICAL_RING_PREEMPTION(i915);
}

461
int i915_gem_contexts_init(struct drm_i915_private *dev_priv)
462
{
463
	struct i915_gem_context *ctx;
464
	int ret;
465

466
	/* Reassure ourselves we are only called once */
467
	GEM_BUG_ON(dev_priv->kernel_context);
468
	GEM_BUG_ON(dev_priv->preempt_context);
469

470 471 472 473
	ret = intel_ctx_workarounds_init(dev_priv);
	if (ret)
		return ret;

474
	INIT_LIST_HEAD(&dev_priv->contexts.list);
475 476
	INIT_WORK(&dev_priv->contexts.free_work, contexts_free_worker);
	init_llist_head(&dev_priv->contexts.free_list);
477

478 479
	/* Using the simple ida interface, the max is limited by sizeof(int) */
	BUILD_BUG_ON(MAX_CONTEXT_HW_ID > INT_MAX);
480
	BUILD_BUG_ON(GEN11_MAX_CONTEXT_HW_ID > INT_MAX);
481
	ida_init(&dev_priv->contexts.hw_ida);
482

483
	/* lowest priority; idle task */
484
	ctx = i915_gem_context_create_kernel(dev_priv, I915_PRIORITY_MIN);
485
	if (IS_ERR(ctx)) {
486
		DRM_ERROR("Failed to create default global context\n");
487
		return PTR_ERR(ctx);
488
	}
489 490
	/*
	 * For easy recognisablity, we want the kernel context to be 0 and then
491 492 493
	 * all user contexts will have non-zero hw_id.
	 */
	GEM_BUG_ON(ctx->hw_id);
494
	dev_priv->kernel_context = ctx;
495

496
	/* highest priority; preempting task */
497 498 499 500 501 502
	if (needs_preempt_context(dev_priv)) {
		ctx = i915_gem_context_create_kernel(dev_priv, INT_MAX);
		if (!IS_ERR(ctx))
			dev_priv->preempt_context = ctx;
		else
			DRM_ERROR("Failed to create preempt context; disabling preemption\n");
503
	}
504

505
	DRM_DEBUG_DRIVER("%s context support initialized\n",
506 507
			 dev_priv->engine[RCS]->context_size ? "logical" :
			 "fake");
508
	return 0;
509 510
}

511
void i915_gem_contexts_lost(struct drm_i915_private *dev_priv)
512 513
{
	struct intel_engine_cs *engine;
514
	enum intel_engine_id id;
515

516
	lockdep_assert_held(&dev_priv->drm.struct_mutex);
517

518 519
	for_each_engine(engine, dev_priv, id)
		intel_engine_lost_context(engine);
520 521
}

522
void i915_gem_contexts_fini(struct drm_i915_private *i915)
523
{
524
	lockdep_assert_held(&i915->drm.struct_mutex);
525

526 527
	if (i915->preempt_context)
		destroy_kernel_context(&i915->preempt_context);
528
	destroy_kernel_context(&i915->kernel_context);
529

530 531
	/* Must free all deferred contexts (via flush_workqueue) first */
	ida_destroy(&i915->contexts.hw_ida);
532 533
}

534 535
static int context_idr_cleanup(int id, void *p, void *data)
{
536
	struct i915_gem_context *ctx = p;
537

538
	context_close(ctx);
539
	return 0;
540 541
}

542 543
int i915_gem_context_open(struct drm_i915_private *i915,
			  struct drm_file *file)
544 545
{
	struct drm_i915_file_private *file_priv = file->driver_priv;
546
	struct i915_gem_context *ctx;
547 548 549

	idr_init(&file_priv->context_idr);

550 551 552
	mutex_lock(&i915->drm.struct_mutex);
	ctx = i915_gem_create_context(i915, file_priv);
	mutex_unlock(&i915->drm.struct_mutex);
553
	if (IS_ERR(ctx)) {
554
		idr_destroy(&file_priv->context_idr);
555
		return PTR_ERR(ctx);
556 557
	}

558 559
	GEM_BUG_ON(i915_gem_context_is_kernel(ctx));

560 561 562
	return 0;
}

563
void i915_gem_context_close(struct drm_file *file)
564
{
565
	struct drm_i915_file_private *file_priv = file->driver_priv;
566

567
	lockdep_assert_held(&file_priv->dev_priv->drm.struct_mutex);
568

569
	idr_for_each(&file_priv->context_idr, context_idr_cleanup, NULL);
570 571 572
	idr_destroy(&file_priv->context_idr);
}

573 574 575
static struct i915_request *
last_request_on_engine(struct i915_timeline *timeline,
		       struct intel_engine_cs *engine)
576
{
577
	struct i915_request *rq;
578

579
	GEM_BUG_ON(timeline == &engine->timeline);
580

581 582
	rq = i915_gem_active_raw(&timeline->last_request,
				 &engine->i915->drm.struct_mutex);
583 584 585 586 587
	if (rq && rq->engine == engine) {
		GEM_TRACE("last request for %s on engine %s: %llx:%d\n",
			  timeline->name, engine->name,
			  rq->fence.context, rq->fence.seqno);
		GEM_BUG_ON(rq->timeline != timeline);
588
		return rq;
589
	}
590 591 592

	return NULL;
}
593

594
static bool engine_has_kernel_context_barrier(struct intel_engine_cs *engine)
595
{
596 597 598 599
	struct drm_i915_private *i915 = engine->i915;
	const struct intel_context * const ce =
		to_intel_context(i915->kernel_context, engine);
	struct i915_timeline *barrier = ce->ring->timeline;
600
	struct intel_ring *ring;
601
	bool any_active = false;
602

603 604 605 606 607 608 609
	lockdep_assert_held(&i915->drm.struct_mutex);
	list_for_each_entry(ring, &i915->gt.active_rings, active_link) {
		struct i915_request *rq;

		rq = last_request_on_engine(ring->timeline, engine);
		if (!rq)
			continue;
610

611 612 613 614 615 616 617 618 619 620 621 622 623 624
		any_active = true;

		if (rq->gem_context == i915->kernel_context)
			continue;

		/*
		 * Was this request submitted after the previous
		 * switch-to-kernel-context?
		 */
		if (!i915_timeline_sync_is_later(barrier, &rq->fence)) {
			GEM_TRACE("%s needs barrier for %llx:%d\n",
				  ring->timeline->name,
				  rq->fence.context,
				  rq->fence.seqno);
625
			return false;
626 627 628 629 630 631
		}

		GEM_TRACE("%s has barrier after %llx:%d\n",
			  ring->timeline->name,
			  rq->fence.context,
			  rq->fence.seqno);
632 633
	}

634 635 636 637 638 639 640 641 642 643 644
	/*
	 * If any other timeline was still active and behind the last barrier,
	 * then our last switch-to-kernel-context must still be queued and
	 * will run last (leaving the engine in the kernel context when it
	 * eventually idles).
	 */
	if (any_active)
		return true;

	/* The engine is idle; check that it is idling in the kernel context. */
	return engine->last_retired_context == ce;
645 646
}

647
int i915_gem_switch_to_kernel_context(struct drm_i915_private *i915)
648 649
{
	struct intel_engine_cs *engine;
650
	enum intel_engine_id id;
651

652
	GEM_TRACE("awake?=%s\n", yesno(i915->gt.awake));
653

654
	lockdep_assert_held(&i915->drm.struct_mutex);
655
	GEM_BUG_ON(!i915->kernel_context);
656

657
	i915_retire_requests(i915);
658

659 660
	for_each_engine(engine, i915, id) {
		struct intel_ring *ring;
661
		struct i915_request *rq;
662

663 664
		GEM_BUG_ON(!to_intel_context(i915->kernel_context, engine));
		if (engine_has_kernel_context_barrier(engine))
665 666
			continue;

667 668
		GEM_TRACE("emit barrier on %s\n", engine->name);

669
		rq = i915_request_alloc(engine, i915->kernel_context);
670 671
		if (IS_ERR(rq))
			return PTR_ERR(rq);
672

673
		/* Queue this switch after all other activity */
674
		list_for_each_entry(ring, &i915->gt.active_rings, active_link) {
675
			struct i915_request *prev;
676

677
			prev = last_request_on_engine(ring->timeline, engine);
678 679 680 681 682 683 684 685 686 687 688 689 690 691
			if (!prev)
				continue;

			if (prev->gem_context == i915->kernel_context)
				continue;

			GEM_TRACE("add barrier on %s for %llx:%d\n",
				  engine->name,
				  prev->fence.context,
				  prev->fence.seqno);
			i915_sw_fence_await_sw_fence_gfp(&rq->submit,
							 &prev->submit,
							 I915_FENCE_GFP);
			i915_timeline_sync_set(rq->timeline, &prev->fence);
692 693
		}

694 695 696 697 698 699 700
		/*
		 * Force a flush after the switch to ensure that all rendering
		 * and operations prior to switching to the kernel context hits
		 * memory. This should be guaranteed by the previous request,
		 * but an extra layer of paranoia before we declare the system
		 * idle (on suspend etc) is advisable!
		 */
701
		__i915_request_add(rq, true);
702 703 704 705 706
	}

	return 0;
}

707 708
static bool client_is_banned(struct drm_i915_file_private *file_priv)
{
709
	return atomic_read(&file_priv->context_bans) > I915_MAX_CLIENT_CONTEXT_BANS;
710 711
}

712 713 714
int i915_gem_context_create_ioctl(struct drm_device *dev, void *data,
				  struct drm_file *file)
{
715
	struct drm_i915_private *dev_priv = to_i915(dev);
716 717
	struct drm_i915_gem_context_create *args = data;
	struct drm_i915_file_private *file_priv = file->driver_priv;
718
	struct i915_gem_context *ctx;
719 720
	int ret;

721
	if (!dev_priv->engine[RCS]->context_size)
722 723
		return -ENODEV;

724 725 726
	if (args->pad != 0)
		return -EINVAL;

727 728 729 730 731 732 733 734
	if (client_is_banned(file_priv)) {
		DRM_DEBUG("client %s[%d] banned from creating ctx\n",
			  current->comm,
			  pid_nr(get_task_pid(current, PIDTYPE_PID)));

		return -EIO;
	}

735 736 737 738
	ret = i915_mutex_lock_interruptible(dev);
	if (ret)
		return ret;

739
	ctx = i915_gem_create_context(dev_priv, file_priv);
740
	mutex_unlock(&dev->struct_mutex);
741 742
	if (IS_ERR(ctx))
		return PTR_ERR(ctx);
743

744 745
	GEM_BUG_ON(i915_gem_context_is_kernel(ctx));

746
	args->ctx_id = ctx->user_handle;
747
	DRM_DEBUG("HW context %d created\n", args->ctx_id);
748

749
	return 0;
750 751 752 753 754 755 756
}

int i915_gem_context_destroy_ioctl(struct drm_device *dev, void *data,
				   struct drm_file *file)
{
	struct drm_i915_gem_context_destroy *args = data;
	struct drm_i915_file_private *file_priv = file->driver_priv;
757
	struct i915_gem_context *ctx;
758 759
	int ret;

760 761 762
	if (args->pad != 0)
		return -EINVAL;

763
	if (args->ctx_id == DEFAULT_CONTEXT_HANDLE)
764
		return -ENOENT;
765

766
	ctx = i915_gem_context_lookup(file_priv, args->ctx_id);
767 768 769 770 771 772
	if (!ctx)
		return -ENOENT;

	ret = mutex_lock_interruptible(&dev->struct_mutex);
	if (ret)
		goto out;
773

774
	__destroy_hw_context(ctx, file_priv);
775 776
	mutex_unlock(&dev->struct_mutex);

777 778
out:
	i915_gem_context_put(ctx);
779 780
	return 0;
}
781 782 783 784 785 786

int i915_gem_context_getparam_ioctl(struct drm_device *dev, void *data,
				    struct drm_file *file)
{
	struct drm_i915_file_private *file_priv = file->driver_priv;
	struct drm_i915_gem_context_param *args = data;
787
	struct i915_gem_context *ctx;
788
	int ret = 0;
789

790
	ctx = i915_gem_context_lookup(file_priv, args->ctx_id);
791 792
	if (!ctx)
		return -ENOENT;
793 794 795 796

	args->size = 0;
	switch (args->param) {
	case I915_CONTEXT_PARAM_BAN_PERIOD:
797
		ret = -EINVAL;
798
		break;
799 800 801
	case I915_CONTEXT_PARAM_NO_ZEROMAP:
		args->value = ctx->flags & CONTEXT_NO_ZEROMAP;
		break;
C
Chris Wilson 已提交
802 803 804 805 806 807
	case I915_CONTEXT_PARAM_GTT_SIZE:
		if (ctx->ppgtt)
			args->value = ctx->ppgtt->base.total;
		else if (to_i915(dev)->mm.aliasing_ppgtt)
			args->value = to_i915(dev)->mm.aliasing_ppgtt->base.total;
		else
808
			args->value = to_i915(dev)->ggtt.base.total;
C
Chris Wilson 已提交
809
		break;
810
	case I915_CONTEXT_PARAM_NO_ERROR_CAPTURE:
811
		args->value = i915_gem_context_no_error_capture(ctx);
812
		break;
813
	case I915_CONTEXT_PARAM_BANNABLE:
814
		args->value = i915_gem_context_is_bannable(ctx);
815
		break;
816
	case I915_CONTEXT_PARAM_PRIORITY:
817
		args->value = ctx->sched.priority;
818
		break;
819 820 821 822 823
	default:
		ret = -EINVAL;
		break;
	}

824
	i915_gem_context_put(ctx);
825 826 827 828 829 830 831 832
	return ret;
}

int i915_gem_context_setparam_ioctl(struct drm_device *dev, void *data,
				    struct drm_file *file)
{
	struct drm_i915_file_private *file_priv = file->driver_priv;
	struct drm_i915_gem_context_param *args = data;
833
	struct i915_gem_context *ctx;
834 835
	int ret;

836 837 838 839
	ctx = i915_gem_context_lookup(file_priv, args->ctx_id);
	if (!ctx)
		return -ENOENT;

840 841
	ret = i915_mutex_lock_interruptible(dev);
	if (ret)
842
		goto out;
843 844 845

	switch (args->param) {
	case I915_CONTEXT_PARAM_BAN_PERIOD:
846
		ret = -EINVAL;
847
		break;
848 849 850 851 852 853
	case I915_CONTEXT_PARAM_NO_ZEROMAP:
		if (args->size) {
			ret = -EINVAL;
		} else {
			ctx->flags &= ~CONTEXT_NO_ZEROMAP;
			ctx->flags |= args->value ? CONTEXT_NO_ZEROMAP : 0;
854 855 856
		}
		break;
	case I915_CONTEXT_PARAM_NO_ERROR_CAPTURE:
857
		if (args->size)
858
			ret = -EINVAL;
859 860 861 862
		else if (args->value)
			i915_gem_context_set_no_error_capture(ctx);
		else
			i915_gem_context_clear_no_error_capture(ctx);
863
		break;
864 865 866 867 868
	case I915_CONTEXT_PARAM_BANNABLE:
		if (args->size)
			ret = -EINVAL;
		else if (!capable(CAP_SYS_ADMIN) && !args->value)
			ret = -EPERM;
869 870
		else if (args->value)
			i915_gem_context_set_bannable(ctx);
871
		else
872
			i915_gem_context_clear_bannable(ctx);
873
		break;
874 875 876

	case I915_CONTEXT_PARAM_PRIORITY:
		{
877
			s64 priority = args->value;
878 879 880

			if (args->size)
				ret = -EINVAL;
881
			else if (!(to_i915(dev)->caps.scheduler & I915_SCHEDULER_CAP_PRIORITY))
882 883 884 885 886 887 888 889
				ret = -ENODEV;
			else if (priority > I915_CONTEXT_MAX_USER_PRIORITY ||
				 priority < I915_CONTEXT_MIN_USER_PRIORITY)
				ret = -EINVAL;
			else if (priority > I915_CONTEXT_DEFAULT_PRIORITY &&
				 !capable(CAP_SYS_NICE))
				ret = -EPERM;
			else
890
				ctx->sched.priority = priority;
891 892 893
		}
		break;

894 895 896 897 898 899
	default:
		ret = -EINVAL;
		break;
	}
	mutex_unlock(&dev->struct_mutex);

900 901
out:
	i915_gem_context_put(ctx);
902 903
	return ret;
}
904 905 906 907

int i915_gem_context_reset_stats_ioctl(struct drm_device *dev,
				       void *data, struct drm_file *file)
{
908
	struct drm_i915_private *dev_priv = to_i915(dev);
909
	struct drm_i915_reset_stats *args = data;
910
	struct i915_gem_context *ctx;
911 912 913 914 915
	int ret;

	if (args->flags || args->pad)
		return -EINVAL;

916 917 918 919 920
	ret = -ENOENT;
	rcu_read_lock();
	ctx = __i915_gem_context_lookup_rcu(file->driver_priv, args->ctx_id);
	if (!ctx)
		goto out;
921

922 923 924 925 926 927
	/*
	 * We opt for unserialised reads here. This may result in tearing
	 * in the extremely unlikely event of a GPU hang on this context
	 * as we are querying them. If we need that extra layer of protection,
	 * we should wrap the hangstats with a seqlock.
	 */
928 929 930 931 932 933

	if (capable(CAP_SYS_ADMIN))
		args->reset_count = i915_reset_count(&dev_priv->gpu_error);
	else
		args->reset_count = 0;

934 935
	args->batch_active = atomic_read(&ctx->guilty_count);
	args->batch_pending = atomic_read(&ctx->active_count);
936

937 938 939 940
	ret = 0;
out:
	rcu_read_unlock();
	return ret;
941
}
942 943 944

#if IS_ENABLED(CONFIG_DRM_I915_SELFTEST)
#include "selftests/mock_context.c"
945
#include "selftests/i915_gem_context.c"
946
#endif